參數(shù)資料
型號(hào)： DM9000E
廠商： Electronic Theatre Controls, Inc.
英文描述： ISA TO ETHERNET MAC CONTROLLER WITH INTEGRATED 10/100 PHY
中文描述： ISA以以太網(wǎng)MAC控制器，它集成10/100網(wǎng)卡芯片
文件頁(yè)數(shù)： 24/54頁(yè)
文件大?。?/td> 575K
代理商： DM9000E
DM9000
ISA to Ethernet MAC Controller with Integrated 10/100 PHY
24
Final
Version: DM9000-DS-F02
June 26, 2002
0.8
Duplex mode
1,RW
Duplex Mode
1 = Full duplex operation. Duplex selection is allowed when Auto-
negotiation is disabled (bit 12 of this register is cleared). With
enabled auto-negotiation, this bit reflects the duplex capability
selected by auto-negotiation
0 = Normal operation
Collision Test
1 = Collision test is enabled. When set, this bit will cause the COL
signal to be asserted in response to the assertion of TX_EN
0 = Normal operation
Reserved
Write as 0, ignore on read
0.7
Collision test
0,RW
0.6-0.0
RESERVED
0,RO
8.2 Basic Mode Status Register (BMSR) - 01
Bit
Bit Name
1.15
100BASE-T4
Default
0,RO/P
Description
100BASE-T4 Capable
1 = Able to perform in 100BASE-T4 mode
0 = Not able to perform in 100BASE-T4 mode
100BASE-TX Full Duplex Capable
1 = Able to perform 100BASE-TX in full duplex mode
0 = Not able to perform 100BASE-TX in full duplex mode
100BASE-TX Half Duplex Capable
1 = Able to perform 100BASE-TX in half duplex mode
0 = Not able to perform 100BASE-TX in half duplex mode
10BASE-T Full Duplex Capable
1 = Able to perform 10BASE-T in full duplex mode
0 = Not able to perform 10BASE-TX in full duplex mode
10BASE-T Half Duplex Capable
1 = Able to perform 10BASE-T in half duplex mode
0 = Not able to perform 10BASE-T in half duplex mode
Reserved
Write as 0, ignore on read
MII Frame Preamble Suppression
1 = PHY will accept management frames with preamble suppressed
0 = PHY will not accept management frames with preamble
suppressed
Auto-negotiation Complete
1 = Auto-negotiation process completed
0 = Auto-negotiation process not completed
Remote Fault
1 = Remote fault condition detected (cleared on read or by a chip
reset). Fault criteria and detection method is specific PHY
implementation. This bit will set after the RF bit in the ANLPAR (bit
13, register address 05) is set
0 = No remote fault condition detected
Auto Configuration Ability
1 = Able to perform auto-negotiation
0 = Not able to perform auto-negotiation
Link Status
1 = Valid link is established (for either 10Mbps or 100Mbps
1.14
100BASE-TX
full duplex
1,RO/P
1.13
100BASE-TX
half duplex
1,RO/P
1.12
10BASE-T
full duplex
1,RO/P
1.11
10BASE-T
half duplex
1,RO/P
1.10-1.7
RESERVED
0,RO
1.6
MF preamble
suppression
0,RO
1.5
Auto-
negotiation
Complete
Remote fault
0,RO
1.4
0,
0,RO/LH
1.3
Auto-
negotiation
Ability
Link status
1,RO/P
1.2
0,RO/LL
相關(guān)PDF資料
PDF描述
DM9006CJ Gate Expander
DM9006CN Gate Expander
DM9009CJ Dual 4-input NAND Gate
DM9009CN Dual 4-input NAND Gate
DM9002CN Quad 2-input NAND Gate
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM9000E-H 功能描述:以太網(wǎng)開(kāi)發(fā)工具 ETHERNET CONTROLLER HEADER BRD 50x40mm RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
DM9000EP 制造商:DAVICOM 功能描述:IC ENET CNTRL 10/100M PHY 100LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 100LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 100LQFP; Data Rate:100Mbps; Ethernet Type:IEEE 802.3u; Supply Voltage Min:3.135V; Supply Voltage Max:3.465V; Digital IC Case Style:LQFP; No. of Pins:100; Interface Type:MII; Operating Temperature Min:0C;;RoHS Compliant: Yes
DM9000電路圖-1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:型號(hào)DM9000電路圖1
DM9000電路圖-2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DM9000電路圖-2
DM9002CJ/A+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad 2-input NAND Gate
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*