- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376802 > DM9000E (Electronic Theatre Controls, Inc.) ISA TO ETHERNET MAC CONTROLLER WITH INTEGRATED 10/100 PHY PDF資料下載
參數(shù)資料
| 型號(hào)： | DM9000E |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | ISA TO ETHERNET MAC CONTROLLER WITH INTEGRATED 10/100 PHY |
| 中文描述： | ISA以以太網(wǎng)MAC控制器，它集成10/100網(wǎng)卡芯片 |
| 文件頁數(shù)： | 17/54頁 |
| 文件大?。?/td> | 575K |
| 代理商： | DM9000E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
DM9000
ISA to Ethernet MAC Controller with Integrated 10/100 PHY
6.13 EEPROM & PHY Address Register ( 0CH )
Bit
Name
Default
7:6
PHY_ADR
01,RW
PHY Address bit 1 and 0, the PHY address bit [4:2] is force to 0. Force to 01 if
internal PHY is selected
5:0
EROA
0,RW
EEPROM Word Address or PHY Register Address
Final
Version: DM9000-DS-F02
June 26, 2002
17
Description
6.14 EEPROM & PHY Data Register (EE_PHY_L
Bit
Name
7:0
EE_PHY_L
：
0DH EE_PHY_H
：
0EH)
Description
Default
X,RW
EEPROM or PHY Low Byte Data
This data is made to write low byte of word address defined in Reg. CH to
EEPROM or PHY
EEPROM or PHY High Byte Data
This data is made to write high byte of word address defined in Reg. CH to
EEPROM or PHY
7:0
EE_PHY_H
X,RW
6.15 Wake Up Control Register ( 0FH )
Bit
Name
7:6
RESERVED
5
LINKEN
Type
0,RO
0,RW
Description
Reserved
When set, it enables Link Status Change Wake up Event
This bit will not be affected after software reset
When set, it enables Sample Frame Wake up Event
This bit will not be affected after software reset
When set, it enables Magic Packet Wake up Event
This bit will not be affected after software reset
When set, it indicates that Link Change and Link Status Change Event occurred
This bit will not be affected after software reset
When set, it indicates that the sample frame is received and Sample Frame Event
occurred. This bit will not be affected after software reset
When set, indicates the Magic Packet is received and Magic packet Event
occurred. This bit will not be affected after a software reset
4
SAMPLEEN
0,RW
3
MAGICEN
0,RW
2
LINKST
0,RO
1
SAMPLEST
0,RO
0
MAGICST
0,RO
6.16 Physical Address Register ( 10H~15H )
Bit
Name
7:0
PAB5
7:0
PAB4
7:0
PAB3
7:0
PAB2
7:0
PAB1
7:0
PAB0
Default
X,RW
X,RW
X,RW
X,RW
X,RW
X,RW
Description
Physical Address Byte 5 (15H)
Physical Address Byte 4 (14H)
Physical Address Byte 3 (13H)
Physical Address Byte 2 (12H)
Physical Address Byte 1 (11H)
Physical Address Byte 0 (10H)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9006CJ | Gate Expander |
| DM9006CN | Gate Expander |
| DM9009CJ | Dual 4-input NAND Gate |
| DM9009CN | Dual 4-input NAND Gate |
| DM9002CN | Quad 2-input NAND Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9000E-H | 功能描述:以太網(wǎng)開發(fā)工具 ETHERNET CONTROLLER HEADER BRD 50x40mm RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| DM9000EP | 制造商:DAVICOM 功能描述:IC ENET CNTRL 10/100M PHY 100LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 100LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 100LQFP; Data Rate:100Mbps; Ethernet Type:IEEE 802.3u; Supply Voltage Min:3.135V; Supply Voltage Max:3.465V; Digital IC Case Style:LQFP; No. of Pins:100; Interface Type:MII; Operating Temperature Min:0C;;RoHS Compliant: Yes |
| DM9000電路圖-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:型號(hào)DM9000電路圖1 |
| DM9000電路圖-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DM9000電路圖-2 |
| DM9002CJ/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad 2-input NAND Gate |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。