- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369678 > CYCLONE08UM MON08 Cyclone Users Manual PDF資料下載
參數(shù)資料
| 型號(hào)： | CYCLONE08UM |
| 英文描述： | MON08 Cyclone Users Manual |
| 中文描述： | 的MON08氣旋用戶手冊(cè) |
| 文件頁數(shù)： | 39/64頁 |
| 文件大?。?/td> | 756K |
| 代理商： | CYCLONE08UM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
MON08 Cyclone User Manual
37
P&E
Microcomputer
Systems, Inc.
MON08 CYCLONE
5.2.3
Clock Division
The user may freely choose the clock division (if the target supports) as long as
the target bus frequency stays within specification. If the port pin that
determines the clock division is not connected to the target MON08 Header,
the user can safely ignore this selection.
Typically the clock division does not affect the communications between the
MON08 CYCLONE and the target. Normally a smaller clock division leads to
faster target bus frequencies, and faster communications between the MON08
CYCLONE and the target, which in turn leads to a shorter programming time.
5.3
Baud Rate and Security Settings
Figure 5-3: Baud Rate And Security Settings Dialog Section
This configuration field provides faster monitor ROM entrance for known
baud rate and security bytes.
If the “Use Specified Baud Rate and Security Bytes” checkbox is checked, the
Baud Rate and Security Bytes that are specified in this field are tried first when
the CYCLONE contacts the target. If the target enters the Monitor Mode
successfully, the CYCLONE will execute the instructed programming
operations immediately.
If “Use Specified Baud Rate and Security” is NOT checked, or if the target
fails to enter the Monitor Mode using the specified baud rate and security
bytes, the CYCLONE will automatically detect the communications baud rate,
ignore the security, enter the Monitor Mode, erase the target device, power
cycle the target, and re-enter the Monitor Mode using blank security bytes.
5.4
Target Power Down/Up Delay in Milliseconds
Figure 5-4: Target Power Down/Up Delay Dialog Section
The user needs to take into account the power discharge time for the Power
Down delay. The reset driver delays, power stabilization time, and the target
clock stabilization time should be considered for the Power Up delay.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYK001M16SCCAU | Memory |
| CYK001M16ZCCAU | Memory |
| CYK512K16SCCAU | Memory |
| CYL2T0201-AIP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| CYM1910PV-25C | SYNC SRAM|16KX68|CMOS|DIP|104PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYCLONEIII VIDEO DEV KIT | 制造商:Altera Corporation 功能描述:CYCLONEIII VIDEO DEV KIT*NIC* |
| CYCLONEMAX | 功能描述:程序設(shè)計(jì)器 - 基于處理器 CYCLONE MAX FLASH PROGRA RoHS:否 制造商:Olimex Ltd. 產(chǎn)品:Programmers 工具用于評(píng)估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口類型:USB 工作電源電壓:1.8 V to 5.5 V |
| CYCLONEMAX | 制造商:Freescale Semiconductor 功能描述:Stand-alone in-circuit programmer/debugg |
| CYD01S18V | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FLEx18⑩ 3.3V 64K/128K/256K/512K x 18 Synchronous Dual-Port RAM |
| CYD01S18V-133BBC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FLEx18⑩ 3.3V 64K/128K/256K/512K x 18 Synchronous Dual-Port RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。