- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366974 > CY24233 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號： | CY24233 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時鐘和緩沖器 |
| 文件頁數(shù)： | 4/15頁 |
| 文件大?。?/td> | 150K |
| 代理商： | CY24233 |
CY24239
Document #: 38-07038 Rev. **
Page 4 of 15
Spread Spectrum Frequency Timing Generator
The device generates a clock that is frequency modulated in
order to increase the bandwidth that it occupies. By increasing
the bandwidth of the fundamental and its harmonics, the am-
plitudes of the radiated electromagnetic emissions are re-
duced. This effect is depicted in
Figure 3
.
As shown in
Figure 3
, a harmonic of a modulated clock has a
much lower amplitude than that of an unmodulated signal. The
reduction in amplitude is dependent on the harmonic number
and the frequency deviation or spread. The equation for the
reduction is
dB = 6.5 + 9*log
10
(P) + 9*log
10
(F)
Where
P
is the percentage of deviation and
F
is the frequency
in MHz where the reduction is measured.
The output clock is modulated with a waveform depicted in
Figure 4
. This waveform, as discussed in
“
Spread Spectrum
Clock Generation for the Reduction of Radiated Emissions
”
by
Bush, Fessler, and Hardin, produces the maximum reduction
in the amplitude of radiated electromagnetic emissions. The
deviation selected for this chip is specified in
Table 6
.
Figure 4
details the Cypress spreading pattern. Cypress does offer op-
tions with more spread and greater EMI reduction. Contact
your local Sales representative for details on these devices.
Spread Spectrum clocking is activated or deactivated by se-
lecting the appropriate values for bits 1
–
0 in data byte 0 of the
SMBus data stream. Refer to
Table 7
for more details.
Figure 3. Clock Harmonic with and without SSCG Modulation Frequency Domain Representation
Spread
Spectrum
Enabled
EMI Reduction
Non-
Spectrum
Figure 4. Typical Modulation Profile
MAX
MIN
1
2
3
4
5
6
7
8
9
1
1
2
3
4
5
6
7
8
9
1
F
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY24712 | Clocks and Buffers |
| CY25000 | Clocks and Buffers |
| CY25245 | Clocks and Buffers |
| CY25562 | Clocks and Buffers |
| CY25562 | Spread Spectrum Clock Generator(擴(kuò)頻時鐘發(fā)生器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY24239 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Spread Spectrum Frequency Timing Generator |
| CY24239PVC | 功能描述:鎖相環(huán) - PLL MediaClock Clock RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CY24239PVCT | 制造商:Cypress Semiconductor 功能描述: |
| CY24240ASC | 功能描述:時鐘緩沖器 MediaClock Clock COM RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY24240SC | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。