- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366974 > CY24233 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號： | CY24233 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時鐘和緩沖器 |
| 文件頁數(shù)： | 2/15頁 |
| 文件大?。?/td> | 150K |
| 代理商： | CY24233 |
CY24239
Document #: 38-07038 Rev. **
Page 2 of 15
Pin Definitions
Pin Name
CPU1:2
Pin No.
51, 49
Pin
Type
O
Pin Description
CPU Outputs 1 and 2:
Frequency is set by the FS0:3 inputs or through serial input
interface, see
Table 2
and
Table 6
. These outputs are affected by the CLK_STOP# input.
Free-Running CPU Output:
Frequency is set by the FS0:3 inputs or through serial input
interface, see
Table 2
and
Table 6
. This output is not affected by the CLK_STOP# input.
PCI Outputs 1 through 5:
Frequency is set by the FS0:3 inputs or through serial input
interface, see
Table 2
and
Table 6
. These outputs are affected by the PCI_STOP# input.
PCI Output/Frequency Select Input:
As an output, frequency is set by the FS0:3 inputs
or through serial input interface, see
Table 2
and
Table 6
. This output is affected by the
PCI_STOP# input. When an input, latches data selecting the frequency of the CPU and
PCI outputs.
Free Running PCI Output:
Frequency is set by the FS0:3 inputs or through serial input
interface, see
Table 2
and
Table 6
. This output is not affected by the PCI_STOP# input.
When an input, selects function of pin 3 as described in
Table 1
.
CLK_STOP# Input:
When brought LOW, affected outputs are stopped LOW after com-
pleting a full clock cycle (2
–
3 CPU clock latency). When brought HIGH, affected outputs
start beginning with a full clock cycle (2
–
3 CPU clock latency).
Free-running IOAPIC Output:
This output is a buffered version of the reference input
which is not affected by the CPU_STOP# logic input. Its swing is set by voltage applied
to VDDQ3.
IOAPIC Output:
Provides 14.318-MHz fixed frequency. The output voltage swing is set
by voltage applied to VDDQ3. This output is disabled when CLK_STOP# is set LOW.
48-MHz Output:
48 MHz is provided in normal operation. In standard systems, this
output can be used as the reference for the Universal Serial Bus. Upon power-up, FS1
input will be latched, setting output frequencies as described in
Table 2
.
24-MHz Output:
24 MHz is provided in normal operation. In standard systems, this
output can be used as the clock input for a Super I/O chip. Upon power up, FS0 input
will be latched, setting output frequencies as described in
Table 2
.
Reference Output:
14.318 MHz is provided in normal operation. Upon power-up, FS2
input will be latched, setting output frequencies as described in
Table 2
.
Fixed 14.318-MHz Output 0 or PCI_STOP# Pin:
Function determined by MODE pin.
The PCI_STOP# input enables the PCI 0:5 outputs when HIGH and causes them to
remain at logic 0 when LOW. The PCI_STOP signal is latched on the rising edge of
PCI_F. Its effects take place on the next PCI_F clock cycle. As an output, this pin provides
a fixed clock signal equal in frequency to the reference signal provided at the X1/X2 pins
(14.318 MHz).
Buffered Input Pin:
The signal provided to this input pin is buffered to 17 outputs
(SDRAM0:16).
Buffered Outputs:
These seventeen dedicated outputs provide copies of the signal
provided at the SDRAMIN input. The swing is set by VDDQ3, and they are deactivated
when CLK_STOP# input is set LOW.
CPU_F
52
O
PCI1:5
11, 12, 13, 14,
16
9
O
PCI0/FS3
I/O
PCI_F/MODE
8
I/O
CLK_STOP#
47
I
IOAPIC_F
54
O
IOAPIC0
55
I/O
48MHz/FS1
29
I/O
24MHz/FS0
30
I/O
REF1/FS2
2
I/O
REF0
(PCI_STOP#)
3
I/O
SDRAMIN
17
I
SDRAM0:16
44, 43, 41, 40,
39, 38, 36, 35,
22, 21, 19, 18,
33, 32, 25, 24,
46
28
27
5
O
SCLK
SDATA
X1
I
Clock pin for SMBus circuitry.
Data pin for SMBus circuitry.
Crystal Connection or External Reference Frequency Input:
This pin has dual func-
tions. It can be used as an external 14.318-MHz crystal connection or as an external
reference frequency input.
Crystal Connection:
An input connection for an external 14.318-MHz crystal. If using
an external reference, this pin must be left unconnected.
Power Connection:
Power supply for core logic, PLL circuitry, SDRAM output buffers,
PCI output buffers, reference output buffers and 48-MHz/24-MHz output buffers. Con-
nect to 3.3V.
Ground Connections:
Connect all ground pins to the common system ground plane.
I/O
I
X2
6
I
VDDQ3
1, 7, 15, 20,
31, 37, 45, 50,
56
4, 10, 23, 26,
34, 42, 48, 53
P
GND
G
相關PDF資料 |
PDF描述 |
|---|---|
| CY24712 | Clocks and Buffers |
| CY25000 | Clocks and Buffers |
| CY25245 | Clocks and Buffers |
| CY25562 | Clocks and Buffers |
| CY25562 | Spread Spectrum Clock Generator(擴頻時鐘發(fā)生器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY24239 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Spread Spectrum Frequency Timing Generator |
| CY24239PVC | 功能描述:鎖相環(huán) - PLL MediaClock Clock RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CY24239PVCT | 制造商:Cypress Semiconductor 功能描述: |
| CY24240ASC | 功能描述:時鐘緩沖器 MediaClock Clock COM RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY24240SC | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。