參數(shù)資料
型號： CS5534-ASZR
廠商： Cirrus Logic Inc
文件頁數(shù)： 18/43頁
文件大小： 0K
描述： IC ADC 24BIT 4CH W/LNA 24-SSOP
標(biāo)準(zhǔn)包裝： 1,000
位數(shù)： 24
采樣率（每秒）： 3.84k
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 45mW
電壓電源： 模擬和數(shù)字，雙 ±
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 24-SSOP（0.209"，5.30mm 寬）
供應(yīng)商設(shè)備封裝： 24-SSOP
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 4 個差分，單極；4 個差分，雙極
配用： 598-1016-ND - EVAL BOARD FOR CS5534
CS5531/32/33/34-AS
DS289F5
25
from VA+ and VA-. Their output voltage will be
limited to the VA+ voltage for a logic 1 and VA-
for a logic 0.
2.3.7. Offset and Gain Select
The Offset and Gain Select bit (OGS) is used to se-
lect the source of the calibration registers to use
when performing conversions and calibrations.
When the OGS bit is set to ‘0’, the offset and gain
registers corresponding to the desired physical
channel (CS1-CS0 in the selected Setup) will be ac-
cessed. When the OGS bit is set to ‘1’, the offset
and gain registers pointed to by the OG1-OG0 bits
in the selected Setup will be accessed. This feature
allows multiple calibration values (e.g. for different
gain settings) to be used on a single physical chan-
nel without having to re-calibrate or manipulate the
calibration registers.
2.3.8. Filter Rate Select
The Filter Rate Select bit (FRS) modifies the output
word rates of the converter to allow either 50 Hz or
60 Hz
rejection
when
operating
from
a
4.9152 MHz crystal. If FRS is cleared to logic 0,
the word rates and corresponding filter characteris-
tics can be selected (using the Channel Setup Reg-
isters) from 7.5, 15, 30, 60, 120, 240, 480, 960,
1920, or 3840 Sps when using a 4.9152 MHz clock.
If FRS is set to logic 1, the word rates and corre-
sponding filter characteristics scale by a factor of
5/6, making the selectable word rates 6.25, 12.5,
25, 50, 100, 200, 400, 800, 1600, and 3200 Sps
when using a 4.9152 MHz clock. When using other
clock frequencies, these selectable word rates will
scale linearly with the clock frequency that is used.
VREF
C= 14pF
f=
2
φ Fine
1
V
≤ 8mV
i= fV
C
os
n
φ Coarse
MCLK
16
VRS = 1; 1 V
≤ V
≤ 2.5 V
REF
Figure 9. Input Reference Model when VRS = 1
VREF
C= 7 pF
f=
2
φ Fine
1
V
≤ 16 mV
i= fV
C
os
n
φ Coarse
MCLK
16
VRS = 0; 2.5 V < V
≤ VA+
REF
Figure 10. Input Reference Model when VRS = 0
相關(guān)PDF資料
PDF描述
CS5534-BSZR IC ADC 24BIT 4CH W/LNA 24SSOP
CS5550-ISZR IC ADC 2CH LOW-COST 24-SSOP
CS5565-ISZ IC ADC DELTA-SIGMA 24BIT 24-SSOP
CY28317PVXC-2 IC CLK FTG VIA PL/E133T 48SSOP
CY28323OXC IC CLOCK BROOKDALE GPENT4 48SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS5534-BS 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 4-Ch 24-Bit ADCs w/ Ultra Low Noise PGIA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
CS5534-BSR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC 24-Bit ADCs w/UltraLw Noise PGIA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
CS5534-BSZ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 4-Ch 24-Bit ADCs w/ Ultra Low Noise PGIA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
CS5534-BSZ/H 制造商:Cirrus Logic 功能描述:
CS5534-BSZR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC 24-Bit ADCs w/UltraLw Noise PGIA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*