- 您現(xiàn)在的位置：買賣IC網 > PDF目錄1992 > CY28317PVXC-2 (Silicon Laboratories Inc)IC CLK FTG VIA PL/E133T 48SSOP PDF資料下載
參數(shù)資料
| 型號： | CY28317PVXC-2 |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 1/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK FTG VIA PL/E133T 48SSOP |
| 標準包裝： | 30 |
| 類型： | 時鐘/頻率發(fā)生器 |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | HCSL，LVCMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:20 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 248MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-BSSOP（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 48-SSOP |
| 包裝： | 管件 |
FTG for Mobile VIA PL133T and PLE133T Chipsets
CY28317-2
....................... Document #: 38-07094 Rev. *B Page 1 of 20
400 West Cesar Chavez, Austin, TX 78701
1+(512) 416-8500
1+(512) 416-9669
www.silabs.com
1CY28317-2
Features
Single-chip system frequency synthesizer for mobile
VIA PL133T and PLE133T chipsets
Programmable clock output frequency with less than
1 MHz increment
Integrated fail-safe Watchdog Timer for system
recovery
Automatic switch to HW-selected or SW-programmed
clock frequency when Watchdog Timer time-out occurs
System RESET generation capability after a Watchdog
Timer time-out occurs or a change in output frequency
via SMBus interface
Support SMBus byte Read/Write and block Read/ Write
operations to simplify system BIOS development
Vendor ID and Revision ID support
Programmable drive strength for SDRAM and PCI
output clocks
Programmable output skew for CPU, PCI and SDRAM
Maximized EMI Suppression using Cypress’s Spread
Spectrum technology
Available in 48-pin SSOP and TSSOP packages
Key Specifications
CPU to CPU Output Skew: ......................................... 175 ps
PCI to PCI Output Skew: ............................................ 500 ps
Block Diagram
Pin Configuration
Note:
1. Signals marked with ‘*’ have internal pull-up resistors.
VDD_REF
REF0
PCI0_F/FS4*
XTAL
PLL Ref Freq
PLL 1
X2
X1
REF1/FS2*
VDD_PCI
PCI2:6
48MHz/FS0*
24_48MHz/FS1*
PLL2
÷2,3,4
OSC
VTT_PWRGD#
VDD_48MHz
SMBus
SDATA
Logic
SCLK
SDRAM0:6
SDRAMIN
7
VDD_SDRAM
PCI1/FS3*
CPU0:1, CPUT, CPUC
÷2
GND_CPU
*FS2/REF1
REF0
VTT_PWRGD#
VDD_REF
GND_REF
X1
X2
VDD_PCI
*FS4/PCI0_F
*FS3/PCI1
GND_PCI
PCI2
PCI3
PCI4
PCI5
PCI6
SDRAMIN
*CPU_STOP#
*PCI_STOP#
*PD#
*MULT_SEL
GND_48MHz
SDATA
CY2
8317-2
CPU0
CPU1
VDD_CPU_2.5
VDD_CPU_3.3
CPUT
CPUC
GND_CPU
RST#
IREF
SDRAM6
GND_SDRAM
SDRAM0
SDRAM1
VDD_SDRAM
SDRAM2
SDRAM3
GND_SDRAM
SDRAM4
SDRAM5
VDD_SDRAM
VDD_48MHz
48MHz/FS0*
24_48MHz/FS1*
SCLK
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Logic
Reset
RST#
IREF
MULT_SEL
PCI_STOP#
CPU_STOP#
PD#
相關PDF資料 |
PDF描述 |
|---|---|
| CY28323OXC | IC CLOCK BROOKDALE GPENT4 48SSOP |
| CY28354OXC-400 | IC BUFF 273MHZ 4DDR DIMM 48SSOP |
| CY28378OXC | IC CLOCK CK408/TITAN 845 48SSOP |
| CY284108ZXC | IC CLOCK SERV CK410B 56TSSOP |
| CY28410OXC-2 | IC CLOCK CK410 GRANTSDALE 56SSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY28317PVXC-2T | 功能描述:時鐘發(fā)生器及支持產品 NB Clk VIA SDRAM Chipsets / Tualatin RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CY28317ZC-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for Mobile VIA PL133T and PLE133T Chipsets |
| CY28317ZC-2T | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for Mobile VIA PL133T and PLE133T Chipsets |
| CY28322 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clocks and Buffers |
| CY28322-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:133-MHz Spread Spectrum Clock Synthesizer with Differential CPU Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復。