- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1991 > CS5534-ASZR (Cirrus Logic Inc)IC ADC 24BIT 4CH W/LNA 24-SSOP PDF資料下載
參數(shù)資料
| 型號： | CS5534-ASZR |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 17/43頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT 4CH W/LNA 24-SSOP |
| 標準包裝： | 1,000 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 3.84k |
| 數(shù)據(jù)接口： | 串行 |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 45mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 24-SSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個差分，單極；4 個差分，雙極 |
| 配用： | 598-1016-ND - EVAL BOARD FOR CS5534 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
CS5531/32/33/34-AS
24
DS289F5
ter is read. The on-chip registers are initialized to
the following default states:
After reset, the RS bit should be written back to
logic 0 to complete the reset cycle. The ADC will
return to the command mode where it waits for a
valid command. Also, the RS bit is the only bit in
the configuration register that can be set when ini-
tiating a reset (i.e. a second write command is need-
ed to set other bits in the Configuration Register
after the RS bit has been cleared).
2.3.3. Input Short
The input short bit allows the user to internally
ground all the inputs of the multiplexer. This is a
useful function because it allows the user to easily
test the grounded input performance of the ADC
and eliminate the noise effects due to the external
system components.
2.3.4. Guard Signal
The guard signal bit is a bit that modifies the func-
tion of A0. When set, this bit outputs the common
mode voltage of the instrumentation amplifier on
A0. This feature is useful when the user wants to
connect an external shield to the common mode po-
tential of the instrumentation amplifier to protect
against leakage. Figure 8 illustrates a typical con-
nection diagram for the guard signal.
2.3.5. Voltage Reference Select
The voltage reference select (VRS) bit selects the
size of the sampling capacitor used to sample the
voltage reference. The bit should be set based upon
the magnitude of the reference voltage to achieve
effects on the reference’s input impedance and in-
put current for each VRS setting. As the models
show, the reference includes a coarse/fine charge
buffer which reduces the dynamic current demand
of the external reference.
The reference’s input buffer is designed to accom-
modate rail-to-rail (common-mode plus signal) in-
put voltages. The differential voltage between the
VREF+ and VREF- can be any voltage from 1.0 V
up to the analog supply (depending on how VRS is
configured), however, the VREF+ cannot go above
VA+ and the VREF- pin can not go below VA-.
Note that the power supplies to the chip should be
established before the reference voltage.
2.3.6. Output Latch Pins
The A1-A0 pins of the ADCs mimic the D21-
D20/D5-D4 bits of the channel-setup registers if
the output latch select (OLS) bit is logic 0 (default).
If the OLS bit is logic 1, A1-A0 mimic the output
latch bit settings in the configuration register.
These two options give the user a choice of allow-
ing the latch outputs to change anytime a different
CSR is selected for a conversion, or to allow the
latch bits to remain latched to a fixed state (deter-
mined by the configuration register bit) for all CSR
selections. In either case, A1-A0 can be used to
control external multiplexers and other logic func-
tions outside the converter. The A1-A0 outputs can
sink or source at least 1 mA, but it is recommended
to limit drive currents to less than 20
A to reduce
self-heating of the chip. These outputs are powered
Configuration Register:
00000000(H)
Offset Registers:
00000000(H)
Gain Registers:
01000000(H)
Channel Setup Registers:
00000000(H)
Co m m o n M o d e = 2 .5 V
ou t m
ce n te r
out p
x1
+5 V A +
V+
IN
V-
IN
C S 55 31 /3 2 /33 /3 4
AIN+
AIN-
A0 /G UAR D
Figure 8. Guard Signal Shielding Scheme
相關PDF資料 |
PDF描述 |
|---|---|
| CS5534-BSZR | IC ADC 24BIT 4CH W/LNA 24SSOP |
| CS5550-ISZR | IC ADC 2CH LOW-COST 24-SSOP |
| CS5565-ISZ | IC ADC DELTA-SIGMA 24BIT 24-SSOP |
| CY28317PVXC-2 | IC CLK FTG VIA PL/E133T 48SSOP |
| CY28323OXC | IC CLOCK BROOKDALE GPENT4 48SSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CS5534-BS | 功能描述:模數(shù)轉換器 - ADC 4-Ch 24-Bit ADCs w/ Ultra Low Noise PGIA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5534-BSR | 功能描述:模數(shù)轉換器 - ADC IC 24-Bit ADCs w/UltraLw Noise PGIA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5534-BSZ | 功能描述:模數(shù)轉換器 - ADC 4-Ch 24-Bit ADCs w/ Ultra Low Noise PGIA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5534-BSZ/H | 制造商:Cirrus Logic 功能描述: |
| CS5534-BSZR | 功能描述:模數(shù)轉換器 - ADC IC 24-Bit ADCs w/UltraLw Noise PGIA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。