![](http://datasheet.mmic.net.cn/Cirrus-Logic-Inc/CS5364-CQZR_datasheet_100854/CS5364-CQZR_17.png)
DS625F4
17
CS5364
SWITCHING SPECIFICATIONS - CONTROL PORT - IC TIMING
Inputs: Logic 0 = DGND, Logic 1 = VLC, SDA CL = 30 pF
Notes:
1.
Data must be held for sufficient time to bridge the transition time, tfc, of SCL.
Figure 5. IC Timing
Parameter
Symbol
Min
Max
Unit
SCL Clock Frequency
fscl
-
100
kHz
RST Rising Edge to Start
tirs
600
-
ns
Bus Free Time Between Transmissions
tbuf
4.7
s
Start Condition Hold Time (prior to first clock pulse)
thdst
4.0
s
Clock Low time
tlow
4.7
Clock High Time
thigh
4.0
Setup Time for Repeated Start Condition
tsust
4.7
SDA Hold Time from SCL Falling
thdd
0
SDA Setup time to SCL Rising
tsud
600
ns
Rise Time of SCL and SDA
trc
-1
s
Fall Time SCL and SDA
tfc
-300
ns
Setup Time for Stop Condition
tsusp
4.7
-
s
Acknowledge Delay from SCL Falling
tack
300
1000
ns
t
buf
t
hdst
t
lo w
t
hdd
t
high
t
sud
Stop
Sta rt
SD A
SCL
t
irs
RS T
t
hdst
t
rc
t
fc
t sust
t susp
Sta rt
Stop
Re p e at e d
t
rd
t
fd
t
ack