- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1991 > CS4341-CZZ (Cirrus Logic Inc)IC DAC STER 24BIT 96KHZ 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | CS4341-CZZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 13/34頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC STER 24BIT 96KHZ 16TSSOP |
| 標(biāo)準(zhǔn)包裝： | 96 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 90mW |
| 工作溫度： | -10°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電壓，單極 |
| 采樣率（每秒）： | 96k |
| 產(chǎn)品目錄頁面： | 756 (CN2011-ZH PDF) |
| 其它名稱： | 598-1050-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
CS4341
20
DS298F5
4.6.2
Power-Down
To prevent transients at power-down, the device must first enter its power-down state by enabling
RST or setting the PDN bit. When this occurs, audio output ceases and the internal output buffers
are disconnected from AOUTL and AOUTR. In their place, a soft-start current sink is substituted
which allows the DC-blocking capacitors to slowly discharge. Once this charge is dissipated, the
power to the device may be turned off and the system is ready for the next power-on.
4.6.3
Discharge Time
To prevent an audio transient at the next power-on, it is necessary to ensure that the DC-blocking
capacitors have fully discharged before turning on the power or exiting the power-down state. If
not, a transient will occur when the audio outputs are initially clamped to AGND. The time that the
device must remain in the power-down state is related to the value of the DC-blocking capacitance.
For example, with a 3.3 F capacitor, the minimum power-down time will be approximately
0.4 seconds.
4.7
Mute Control
The Mute Control pin goes high during power-up initialization, reset, muting (see section 6.2.1 and 6.5.1)
or if the MCLK to LRCK ratio is incorrect. This pin is intended to be used as a control for an external mute
circuit to prevent the clicks and pops that can occur in any single-ended single supply system.
Use of the Mute Control function is not mandatory but recommended for designs requiring the absolute
minimum in extraneous clicks and pops. Also, use of the Mute Control function can enable the system
designer to achieve idle channel noise/signal-to-noise ratios which are only limited by the external mute
circuit. See the CDB4341 data sheet for a suggested mute circuit.
4.8
Grounding and Power Supply Arrangements
As with any high resolution converter, the CS4341 requires careful attention to power supply and ground-
ing arrangements if its potential performance is to be realized. Figure 16 shows the recommended power
arrangements, with VA connected to a clean supply. If the ground planes are split between digital ground
and analog ground, REF_GND & AGND should be connected to the analog ground plane.
Decoupling capacitors should be as close to the DAC as possible, with the low value ceramic capacitor
being the closest. To further minimize impedance, these capacitors should be located on the same layer
as the DAC.
All signals, especially clocks, should be kept away from the FILT+ and VQ pins in order to avoid unwanted
coupling into the modulators. The FILT+ and VQ decoupling capacitors, particularly the 0.1 F, must be
positioned to minimize the electrical path from FILT+ and REF_GND (as well as VQ and REF_GND), and
should also be located on the same layer as the DAC. The CDB4341 evaluation board demonstrates the
optimum layout and power supply arrangements.
4.9
Control Port Interface
The control port is used to load all the internal register settings (see section 6). The operation of the control
port may be completely asynchronous with the audio sample rate. However, to avoid potential interfer-
ence problems, the control port pins should remain static if no operation is required.
The control port operates in one of two modes: IC or SPI.
Notes: MCLK must be applied during all IC communication.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS4341A-KSZ | IC DAC STER 24BIT 192KHZ 16SOIC |
| CS4351-DZZ | IC DAC STER 112DB 192KHZ 20TSSOP |
| CS4352-DZZ | IC DAC STER 102DB 192KHZ 20TSSOP |
| CS4354-CSZ | IC DAC 24BIT SRL 14SOIC |
| CS4360-KZZ | IC DAC STER 6CH 102DB 28TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS4341-CZZR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC 24bit 96kHz 101dB Stereo DAC w/VC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| CS4341-KS | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 24-bit 96kHz 101dB Stereo DAC w/VC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| CS4341-KSR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 24-bit 96kHz 101dB Stereo DAC w/VC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| CS4341-KSZ | 制造商:Cirrus Logic 功能描述:24-BIT, 96 KHZ STEREO DAC WITH VOL CNTRL - Bulk 制造商:Cirrus Logic 功能描述:IC DAC 24BIT SRL 96KHZ 16-SOIC 制造商:Cirrus Logic 功能描述:24Bit 96kHz 101dB Stereo DAC |
| CS4341-KSZR | 制造商:Cirrus Logic 功能描述:DAC DUAL DELTA-SIGMA 24BIT 16SOIC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。