參數(shù)資料
型號(hào): CPS1027-J
英文描述: Telecommunication IC
中文描述: 通信集成電路
文件頁(yè)數(shù): 59/64頁(yè)
文件大?。?/td> 870K
代理商: CPS1027-J
Agere Systems Inc.
Data Sheet
January 2002
CSP1027 Voice Band Codec for
Cellular Handset and Modem Applications
59
11 Timing Characteristics and Requirements
(continued)
11.4 Serial I/O Communication
Figure 42. Serial Input/Output Timing Diagram
Table 29. Timing Requirements for Serial Input/Output
Abbreviated
Reference
t11
Clock Period (high to high)
t12
Clock Low Time (low to change)
t13
Clock High Time (high to change)
t14
Sync High Setup (high to high)
t15
Sync Low Setup (low to high)
t16
Sync Hold (high to invalid)
t17
Data Setup (valid to high)
t18
Data Hold (high to invalid)
t19
Address Setup (valid to high)
t20
Address Hold (high to invalid)
Parameter
5.0 V
3.3 V
3.0 V
Unit
Min
50
20
20
6
9
0
6
0
9
0
Max
—*
Min
84
33
33
11
15
0
11
0
15
0
Max
—*
Min
120
48
48
13
20
0
13
0
20
0
Max
—*
* Device is fully static; t11 is tested at 100 ns. The frequency of IOCK must be greater than the frequency of the internal oversampling clock
CKOS (F
CKOS
).
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Table 30. Timing Characteristics for Serial Input/Output
Abbreviated
Reference
t21
Data/Status Delay (high to valid)
t22
Data/Status Hold (high to invalid)
Parameter
5.0 V
3.3 V
3.0 V
Unit
Min
2
Max
26
Min
2
Max
50
Min
2
Max
57
ns
ns
t11
t13
t12
t14
t16
t15
t16
t17
t18
t19
t20
t21
t22
t22
t20
t18
SYNC
V
IH–
V
IL–
DI
V
IH–
V
IL–
SADD
V
IH–
V
IL–
DO
V
OH–
V
OL–
IOCK
V
IH–
V
IL–
B15
B14
B8
B0
AD0
AD1
AS0
AS7
B15
B14
B8
B0
5-7621 (F)
相關(guān)PDF資料
PDF描述
CPS1027-S Telecommunication IC
CPS1087 Analog IC
CPU16RM M68HC16 Family CPU16 Reference Manual
CQ202-4M 4.0 AMP TRIAC 600 THRU 800 VOLTS
CQ202-4B TRIAC|200V V(DRM)|4A I(T)RMS|TO-202
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CPS1027-S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
CPS1033A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CPS1036A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CPS1037A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CPS1038A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC