參數(shù)資料
型號(hào)： CLC031VEC
廠商： NATIONAL SEMICONDUCTOR CORP
元件分類(lèi)： 消費(fèi)家電
英文描述： SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancilliary Data FIFOs
中文描述： SPECIALTY CONSUMER CIRCUIT, PQFP64
封裝： TQFP-64
文件頁(yè)數(shù)： 12/31頁(yè)
文件大?。?/td> 383K
代理商： CLC031VEC
Device Operation
(Continued)
ANCILLIARY/CONTROL DATA PATH
The 10-bit
Ancilliary and Control Data Port AD[9:0]
serves two functions in the CLC031. Ancilliary data from the
Ancilliary Data FIFO
is output from this port after its recov-
ery from the video data stream. The utilization and flow of
ancilliary data from the device is managed by a system of
control bits, masks and IDs stored in the control data regis-
ters. This port also provides read/write access to contents of
the configuration and control registers. The signals
RD/WR
,
ANC/CTRL
and
A
CLK
control data flow through the port.
Control Data Functions
Control data
is input to and output from the CLC031 using
the lower-order 8 bits
AD[7:0]
of the Ancilliary/Control Data
Port. This control data initializes, monitors and controls op-
eration of the CLC031. The upper two bits
AD[9:8]
of the
port function as handshaking signals with the device access-
ing the port. When either a control register read or write
address is being written to the port,
AD[9:8]
must be driven
as 00b (0XXh, where XX are AD[7:0]). When control data is
being written to the port,
AD[9:8]
must be driven as 11b
(3XXh, where XX are AD[7:0]). When control data is being
read from the port, the CLC031 will output
AD[9:8]
as 10b
(2XXh, where XX are output data AD[7:0]) and may be
ignored by the monitoring system.
Note:
After either a manual or power-on reset,
A
CLK
must be
toggled three (3) times to complete initiallization of the
An-
cilliary and Control Data Port
.
The sequence of clock and control signals for reading control
data from the ancilliary/control data port is shown in
Figure 2
.
Control data read mode
is invoked by making the
ANC/
CTRL
input low and the
RD/WR
input high. The 8-bit ad-
dress of the control register set to be accessed is input to the
port on bits
AD[7:0]
. To identify the data as an address,
AD[9:8]
must be driven as 00b. The complete address word
will be 0XXh, where 0 is AD[9:8] and XX are AD[7:0]. The
address is captured on the rising edge of
A
CLK
. When
control data is being read from the port, the CLC031 will
output
AD[9:8]
as 10b (2XXh, where XX are output data
AD[7:0]) and may be ignored by the monitoring system. Data
being output from the selected register is driven by the port
immediately following the rising edge of
A
or when the
address signal is removed. For optimum system timing, the
signals driving the address to the port should be removed
immediately after the address is clocked into the port and
before or simultaneously with the falling edge of
A
at the
end of that address cycle. Output data remains stable until
the next rising edge of
A
and may be written into external
devices at any time after the removal of the address signal.
This second clock resets the port from drive to receive and
readies the port for another access cycle.
Example:
Read the Full-field Flags via the AD port.
1.
Set
ANC/CTRL
to a logic-low.
2.
Set
RD/WR
to a logic-high.
3.
Present 001h to
AD[9:0]
as the register address.
4.
Toggle
A
CLK
.
5.
Release the bus driving the AD port.
6.
Read the data present on the AD port. The Full-field
Flags are bits AD[4:0].
7.
Toggle
A
CLK
to release the AD port.
Figure 3
shows the sequence of clock and control signals for
writing control data to the ancilliary/control data port. The
control data write mode
is similar to the read mode. Con-
trol data write mode is invoked by making the
ANC/CTRL
input low and the
RD/WR
input low. The 8-bit address of the
control register set to be accessed is input to the port on bits
AD[7:0]
. When a control register write address is being
written to the port,
AD[9:8]
must be driven as 00b (0XXh,
where XX areAD[7:0]). The address is captured on the rising
edge of
A
CLK
. The address data is removed on the falling
edge of
A
. Next, the control data is presented to the port
bits
AD[7:0]
and written into the selected register on the next
rising edge of
A
. When control data is being written to the
port,
AD[9:8]
must be driven as 11b (3XXh, where XX are
AD[7:0]). Control data written into the registers may be read
out non-destructively in most cases.
Example:
Setup (without enabling) the TPG Mode via the
AD port using the 1125 line, 30 frame, 74.25MHz, interlaced
component (SMPTE 274M) colour bars as test pattern. The
TPG may be enabled after setup using the Multi-function I/O
port or by the control registers.
1.
Set
ANC/CTRL
to a logic-low.
2.
Set
RD/WR
to a logic-low.
3.
Present 00Dh to
AD[9:0]
as the Test 0 register address.
4.
Toggle
A
CLK
.
5.
Present 027h to
AD[9:0]
as the register data.
6.
Toggle
A
CLK
.
C
www.national.com
12
相關(guān)PDF資料
PDF描述
CLC034 SMPTE 292M / 259M Adaptive Cable Equalizer
CLC034MA SMPTE 292M / 259M Adaptive Cable Equalizer
CLC103 Fast Settling, High Current Wideband Op Amp
CLC103AM Fast Settling, High Current Wideband Op Amp
CLC103AI Fast Settling, High Current Wideband Op Amp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CLC03-22N_-RC 制造商:ALLIED 制造商全稱(chēng):Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor
CLC03-27N_-RC 制造商:ALLIED 制造商全稱(chēng):Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor
CLC03-2N2_-RC 制造商:ALLIED 制造商全稱(chēng):Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor
CLC03-2N7_-RC 制造商:ALLIED 制造商全稱(chēng):Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor
CLC03-33N_-RC 制造商:ALLIED 制造商全稱(chēng):Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*