- 您現(xiàn)在的位置：買賣IC網 > PDF目錄379831 > CDC9161 (Texas Instruments, Inc.) PC Motherboard Clock Sythesizer/Drivers with SDRAM Clock Support(PC母板時鐘合成器/驅動器(三態(tài)輸出)) PDF資料下載
參數(shù)資料
| 型號： | CDC9161 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | PC Motherboard Clock Sythesizer/Drivers with SDRAM Clock Support(PC母板時鐘合成器/驅動器(三態(tài)輸出)) |
| 中文描述： | 電腦主板時鐘Sythesizer /支持與SDRAM時鐘驅動器（電腦母板時鐘合成器/驅動器（三態(tài)輸出）） |
| 文件頁數(shù)： | 2/11頁 |
| 文件大?。?/td> | 212K |
| 代理商： | CDC9161 |
CDC9161
PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER
WITH 3-STATE OUTPUTS
SCAS547B – NOVEMBER 1995 – REVISED JUNE 1996
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description (continued)
Low-power operation also is provided by the HCLK_EN, PCLK_EN, and PWR_DN inputs. HCLK_EN, when low,
places all host clocks in the logic low state; all other outputs operate normally. PCLK_EN, when low, places all
PCI clocks in the logic low state; all other outputs operate normally. PWR_DN, when low, suspends all clock
outputs and the internal oscillator and PLLs are disabled to a low-power mode.
Because the CDC9161 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL.
This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal
at the XIN input, as well as following any changes to the SEL inputs or after the return to normal operation
following a low-to-high transition of PWR_DN.
FREQUENCY SELECT
SEL1
SEL0
XIN
HCLKN
PCLKN
REFN
IOAPIC
SBCLK
FCCLK
KBCLK
L
L
14.31818 MHz
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
L
H
14.31818 MHz
60 MHz
30 MHz
14.318 MHz
14.318 MHz
48 MHz
24 MHz
12 MHz
H
L
14.31818 MHz
TCLK
66 MHz
33 MHz
14.318 MHz
14.318 MHz
48 MHz
24 MHz
12 MHz
H
H
TCLK/2
TCLK/4
TCLK
TCLK
TCLK/2
TCLK/4
TCLK/8
The allowable reference frequency is minimum = 14.316 MHz, nominal = 14.31818 MHz, and maximum = 14.32 MHz.
TCLK is a test clock at the XIN input during test mode.
CLOCK ENABLE
PWR_DN
HCLK_EN
PCLK_EN
HCLKN
PCLKN
ALL OTHER
CLOCKS
VCOS
L
X
X
L
L
L
Static
H
L
L
L
L
Active
Active
H
L
H
L
Active
Active
Active
H
H
L
Active
L
Active
Active
H
H
H
Active
Active
Active
Active
P
相關PDF資料 |
PDF描述 |
|---|---|
| CDC9162 | PC Motherboard Clock Sythesizer/Drivers with SDRAM Clock Support(PC母板時鐘合成器/驅動器(三態(tài)輸出)) |
| CDC9163 | PC Motherboard Clock Sythesizer/Drivers with SDRAM Clock Support(PC時鐘合成器/驅動器(SDRAM 時鐘支持)) |
| CDC9171 | DVD System Clock Synthesizerers(DVD系統(tǒng)時鐘合成器) |
| CDC9441 | DVD System Clock Synthesizerers(PC時鐘合成器/驅動器(SDRAM 時鐘支持)) |
| CDC9449 | PC Motherboard Clock Sythesizer/Drivers with SDRAM Clock Support(PC時鐘合成器/驅動器(SDRAM 時鐘支持)) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CDC9161DL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU System Clock Generator |
| CDC921 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIRECT RAMBUSE CLOCK GENERATOR |
| CDC921DL | 制造商:Texas Instruments 功能描述: |
| CDC922 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIRECT RAMBUSE CLOCK GENERATOR |
| CDC922DL | 制造商:TI 制造商全稱:Texas Instruments 功能描述:133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS |
發(fā)布緊急采購，3分鐘左右您將得到回復。