- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379830 > CDC2587 (Texas Instruments, Inc.) Octal Divided -by-2 Circuit/Clock Driver(3.3V鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器(三態(tài)輸出)) PDF資料下載
參數(shù)資料
| 型號(hào)： | CDC2587 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Octal Divided -by-2 Circuit/Clock Driver(3.3V鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器(三態(tài)輸出)) |
| 中文描述： | 八路分裂的× 2電路/時(shí)鐘驅(qū)動(dòng)器（3.3鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器（三態(tài)輸出）） |
| 文件頁(yè)數(shù)： | 6/8頁(yè) |
| 文件大?。?/td> | 163K |
| 代理商： | CDC2587 |
CDC2587
3.3-V PHASE-LOCK LOOP CLOCK DRIVER
WITH 3-STATE OUTPUTS
SCAS560B – DECEMBER 1995 – REVISED JULY 1996
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended ranges of supply voltage and operating free-air
temperature (see Note 5)
MIN
16.67
MAX
UNIT
f l
fclock
Input clock frequency
VCO is operating at six times the CLKIN frequency
50
MHz
VCO is operating at four times the CLKIN frequency
25
75
VCO is operating at two times the CLKIN frequency
50
150
Input clock duty cycle
40%
60%
After OE
↓
After SELn
After power up and CLKIN
5
Stabilization time
5
5
s
μ
Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a
fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay
and skew parameters given in the switching characteristics table are not applicable.
NOTE 5: Preliminary specifications are based on SPICE analysis.
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature, C
L
= 30 pF (see Note 6 and Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
MIN
TYP
MAX
UNIT
fmax
tphase error
tsk(o) same frequency
tsk(o) different frequency
Jitter (peak to peak)
150
MHz
CLKIN
↑
FBIN
↑
–300
+300
ps
Y
250
ps
500
CLKIN
↑
Y
↑
–75
+75
ps
Duty cycle
Y
45%
55%
tr
tf
ns
ns
NOTE 6: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature, V
REF
= V
TT
= V
CC
×
0.45, C
L
= 30 pF (see Note 6 and Figure 2)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
MIN
TYP
MAX
UNIT
fmax
tphase error
tsk(o) same frequency
tsk(o) different frequency
Jitter (peak to peak)
150
MHz
CLKIN
↑
FBIN
↑
–300
+300
ps
Y
250
ps
500
CLKIN
↑
Y
↑
–75
+75
ps
Duty cycle
Y
45%
55%
tr
tf
ns
ns
NOTE 6:
The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDC303 | "1-To-8 |
| CDC3244 | 3.3-V ABT Octal Clock Driver with 3 State Output(3.3VABT八時(shí)鐘驅(qū)動(dòng)器(三態(tài)輸出)) |
| CDC328ADB | ECONOLINE: RSZ/P - 1kVDC |
| CDC330 | Clock Driver with 3 state Output(時(shí)鐘驅(qū)動(dòng)器(三態(tài)輸出)) |
| CDC338 | Phase-lock Loop Clock Driver with 3 state Output(鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器(三態(tài)輸出)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDC2587DGGR | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Sixteen Distributed-Output Clock Driver |
| CDC-25PF | 制造商:HRS 制造商全稱(chēng):HRS 功能描述:CD CRIMP TYPE CONNECTOR |
| CDC-25SF | 制造商:HRS 制造商全稱(chēng):HRS 功能描述:CD CRIMP TYPE CONNECTOR |
| CDC303 | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER |
| CDC303D | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 1-8,Divide-By-2 Clock Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。