CDC338
PHASE-LOCK LOOP CLOCK DRIVER
WITH 3-STATE OUTPUTS
SCAS418 – MAY 1992 – REVISED FEBRUARY 1993
Copyright
1993, Texas Instruments Incorporated
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Replaces SN74ABT338
Low Output Skew, Low Pulse Skew for
Clock-Distribution and Clock-Generation
Applications
State-of-the-Art EPIC-
ΙΙ
B
BiCMOS
Design Significantly Reduces Power
Dissipation
TTL-Compatible Inputs and TTL Outputs
Distributes One Clock Input to Six Outputs
– Four Same-Frequency Outputs
– One Half-Frequency Outputs
– One Double-Frequency Output
Output Duty Cycle Correction to 50%
No External RC Network Required
Edge-Triggered Clear for Half-Frequency
Output
Distributed V
CC
and Ground Pins Reduce
Switching Noise
High-Drive Outputs (–48-mA I
OH
,
48-mA I
OL
)
Packaged in Plastic Small-Outline Package
description
The CDC338 is a high-performance, low-skew, low-jitter clock driver. It uses phase-lock loops (PLLs) to
precisely align, in both frequency and phase, the clock output signals to the clock (CLKIN) input signal. It is
specifically designed for use with popular microprocessors operating at speeds from 15 MHz to 35 MHz or up
to 70 MHz using the double-frequency (DF) output.
The four Y outputs switch in phase and at the same frequency as CLKIN. The half-frequency (HF) output
operates at one-half the CLKIN frequency, and DF operates at twice the CLKIN frequency. All output signal duty
cycles are adjusted to 50% independent of the duty cycle at CLKIN.
Output-enable (OE) and clear (CLR) inputs are also provided for output control and synchronization. When OE
is high, the outputs are in the high-impedance state. When OE is low, the outputs are active. The CLR input is
negative-edge-triggered and is provided to allow phase synchronization of the HF outputs on multiple CDC338
devices.
Unlike many products containing PLLs, the CDC338 does not require external RC networks. The loop filter for
each PLL is included on chip, minimizing component count, board space, and cost. Additionally, each output
has its own PLL, which allows mismatches between loads from one output to another.
Because it is based on PLL circuitry, the CDC338 requires a stabilization time to achieve phase lock of the
feedback signal to the reference signal. This stabilization time is required following power up and application
of a fixed-frequency, fixed-phase signal at CLKIN as well as following any changes to the PLL reference or
feedback signals. Such changes occur upon phase reset of the HF output and upon enable of all outputs.
Therefore, stabilization is also required following high-to-low transitions on either CLR or OE.
The CDC338 is characterized for operation from –40
°
C to 85
°
C.
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
CC
Y1
GND
Y2
GND
V
CC
Y3
GND
Y4
V
CC
OE
V
CC
DF
V
CC
CLKIN
GND
HF
V
CC
CLR
V
CC
DW PACKAGE
(TOP VIEW)
EPIC-
ΙΙ
B is a trademark of Texas Instruments Incorporated.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
P