- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366628 > C9821GQ Up to 5A ULDO linear regulator PDF資料下載
參數(shù)資料
| 型號(hào)： | C9821GQ |
| 英文描述： | Up to 5A ULDO linear regulator |
| 中文描述： | 單時(shí)鐘驅(qū)動(dòng)器| SSOP封裝| 24針|塑料 |
| 文件頁(yè)數(shù)： | 8/18頁(yè) |
| 文件大?。?/td> | 121K |
| 代理商： | C9821GQ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
Direct Rambus
Plus Clock Generator
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07092 Rev. **
05/03/2001
Page 8 of 18
APPROVED PRODUCT
C9821
State Transitions
The clock source has three fundamental operating states. Figure 5 shows the state diagram with each transition
labeled A through J. Note that the clock source output need NOT be glitch-free during state transitions.
Figure 5: Clock Source State Diagram
Upon powering up the device, the device can enter any state, depending on the settings of the control signals
PwrDnB and StopB.
In Powerdown mode, the clock source is powered down with the control signal, PwrDnB, equal to 0. The control
signals S0, S1, and S2 must be stable before power is applied to the device, and can only be changed in
Powerdown mode (PwrDnB=0). The reference inputs, VddIR and VddIPd, may remain on or may be grounded
during the Powerdown mode.
The control signals Mult0, Mult1 can be used in two ways. If they are changed during Powerdown mode, then the
Powerdown transition timings determine the settling time of the DRCG. However, the Mult0 and Mult1 control signals
can also be changed during Normal mode. When the Mult control signals are “hot swapped” in this manner, the Mult
transition timings determine the settling time of the DRCG.
In Clk Stop mode, the clock source is on, but the output is disabled (StopB de-asserted). The VddIPD reference input
may remain on or may be grounded during the Clk Stop mode. The VddIR reference input must remain on during the
Clk Stop mode.
Normal
Powerdown
Clk Stop
Vdd turn-on
Vdd turn-on
Vdd turn-on
G
J
F
E
H
C
D
A
B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C9822EQ | Up to 5A ULDO linear regulator |
| C9827JT | Up to 5A ULDO linear regulator |
| C9827JY | Up to 5A ULDO linear regulator |
| C9832HT | Up to 5A ULDO linear regulator |
| C9832HY | N-CHANNEL 60V - 0.014 Ohm - 60A TO-220/TO220FP STRIPFET POWER MOSFET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C9822EQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE CLOCK DRIVER|SSOP|24PIN|PLASTIC |
| C98-24379-02 | 制造商:CPI 功能描述: |
| C9827H | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:High Performance Pentium 4 Clock Synthesizer |
| C9827HT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:High Performance Pentium 4 Clock Synthesizer |
| C9827HY | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:High Performance Pentium 4 Clock Synthesizer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。