參數資料
型號： BX80532KC2800D
廠商： INTEL CORP
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 2800 MHz, MICROPROCESSOR
文件頁數： 57/129頁
文件大?。?/td> 1640K
代理商： BX80532KC2800D
Intel Xeon Processor with 512 KB L2 Cache
Datasheet
33
2. The processor core clock frequency is derived from BCLK.
3. The period specified here is the average period. A given period may vary from this specification as governed
by the period stability specification (T2).
4. For the clock jitter specification, refer to the CK00 Clock Synthesizer/Driver Design Guidelines.
5. In this context, period stability is defined as the worst case timing difference between successive crossover
voltages. In other words, the largest absolute difference between adjacent clock periods must be less than
the period stability.
6. Slew rate is measured between the 35% and 65% points of the clock swing (VL and VH).
.
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies and cache sizes.
2. Not 100% tested. Specified by design characterization.
3. All common clock AC timings for AGTL+ signals are referenced to the Crossing Voltage (VCROSS) of the
BCLK[1:0] at rising edge of BCLK0. All common clock AGTL+ signal timings are referenced at GTLREF at the
processor core.
4. Valid delay timings for these signals are specified into the test circuit described in Figure 5 and with GTLREF
at 2/3 * VCC ± 2%.
5. Specification is for a minimum swing defined between AGTL+ VIL_MAX to VIH_MIN. This assumes an edge rate
of 0.3 V/nS to 4.0 V/nS.
6. RESET# can be asserted (active) asynchronously, but must be deasserted synchronously.
7. This should be measured after V
CC and BCLK[1:0] become stable.
8. Maximum specification applies only while PWRGOOD is asserted.
.
Table 15. Front Side Bus Common Clock AC Specifications
T# Parameter
Min
Max
Unit
Figure
Notes1, 2, 3
T10: Common Clock Output Valid Delay
0.12
1.27
nS
4
T11: Common Clock Input Setup Time
0.65
N/A
nS
5
T12: Common Clock Input Hold Time
0.40
N/A
nS
5
T13: RESET# Pulse Width
1.00
10.00
mS
6, 7, 8
Table 16. Front Side Bus Source Synchronous AC Specifications (Page 1 of 2)
T# Parameter
Min
Max
Unit
Figure
Notes
T20: Source Sync. Output Valid Delay (first data/
address only)
0.20
1.30
nS
1, 2, 3, 4,
5
T21: TVBD Source Sync. Data Output Valid Before
Data Strobe
0.85
nS
1, 2, 3, 4,
5, 8
T22: TVAD Source Sync. Data Output Valid After
Data Strobe
0.85
nS
1, 2, 3, 4,
5, 8
T23: TVBA Source Sync. Address Output Valid
Before Address Strobe
1.88
nS
1, 2, 3, 4,
5, 8
T24: TVAA Source Sync. Address Output Valid After
Address Strobe
1.88
nS
1, 2, 3, 4,
5, 9
T25: TSUSS Source Sync. Input Setup Time
0.21
nS
1, 2, 3, 4,
6
T26: THSS Source Sync. Input Hold Time
0.21
nS
1, 2, 3, 4,
6
T27: TSUCC Source Sync. Input Setup Time to
BCLK
0.65
nS
1, 2, 3, 4,
7
T28: TFASS First Address Strobe to Second Address
Strobe
1/2
BCLKs
1, 2, 3, 4,
10, 14
相關PDF資料
PDF描述
BX80524R300128 32-BIT, 300 MHz, MICROPROCESSOR, XMA
BZV09/A0332/04 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BZV09/A0332/14 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BZV09/A0332/37 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BKT-146-01-F-V 92 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
相關代理商/技術參數
參數描述
BX80532KC2800DU 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.8GHZ - Boxed Product (Development Kits)
BX80532KC2800F 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.8GHZ - Boxed Product (Development Kits)
BX80532KC3000D 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 3GHZ - Boxed Product (Development Kits)
BX80532KC3000H 制造商:Intel 功能描述:MPU XEON NETBURST 64-BIT 0.13UM 3GHZ - Boxed Product (Development Kits)
BX80532KE2000D 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2GHZ - Boxed Product (Development Kits)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*