參數(shù)資料
型號(hào): BX80532KC2800D
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 2800 MHz, MICROPROCESSOR
文件頁(yè)數(shù): 5/129頁(yè)
文件大?。?/td> 1640K
代理商: BX80532KC2800D
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)
Intel Xeon Processor with 512 KB L2 Cache
102
Datasheet
In the Sleep state, the processor is incapable of responding to snoop transactions or latching
interrupt signals. No transitions or assertions of signals (with the exception of SLP# or RESET#)
are allowed on the front side bus while the processor is in Sleep state. Any transition on an input
signal before the processor has returned to Stop-Grant state will result in unpredictable behavior.
If RESET# is driven active while the processor is in the Sleep state, and held active as specified in
the RESET# pin specification, then the processor will reset itself, ignoring the transition through
Stop-Grant state. If RESET# is driven active while the processor is in the Sleep state, the SLP# and
STPCLK# signals should be deasserted immediately after RESET# is asserted to ensure the
processor correctly executes the reset sequence.
Once in the Sleep state, the SLP# pin can be deasserted if another asynchronous front side bus
event occurs. The SLP# pin should only be asserted when the processor (and all logical processors
within the physical processor) is in the Stop-Grant state. SLP# assertions while the processors are
not in the Stop-Grant state is out of specification and may result in illegal operation.
7.2.6
Bus Response During Low Power States
While in AutoHALT Power Down and Stop-Grant states, the processor will process a front side bus
snoop.
When the processor is in Sleep state, the processor will not process interrupts or snoop
transactions.
7.3
Thermal Monitor
Thermal Monitor is a feature of the processor that allows system designers to lower the cost of
thermal solutions, without compromising system integrity or reliability. By using a factory-tuned,
precision on-die temperature sensor, and a fast acting thermal control circuit (TCC), the processor,
without the aid of any additional software or hardware, can control the processors’ die temperature
within factory specifications under typical real-world operating conditions. Thermal Monitor thus
allows the processor and system thermal solutions to be designed much closer to the power
envelopes of real applications, instead of being designed to the much higher maximum processor
power envelopes.
Thermal Monitor controls the processor temperature by modulating (starting and stopping) the
internal processor core clocks. The processor clocks are modulated when the thermal control
circuit (TCC) is activated. Thermal Monitor uses two modes to activate the TCC: Automatic mode
and On-Demand mode. Automatic mode must be enabled via BIOS, which is required for the
processor to operate within specifications. Once automatic mode is enabled, the TCC will
activate only when the internal die temperature is very near the temperature limits of the processor.
When the TCC is enabled, and a high temperature situation exists (i.e. TCC is active), the clocks
will be modulated by maintaining a duty cycle within a range of 30% - 50%. Clocks will not be off
or on more than 3.0 ms when the TCC is active. Cycle times are processor speed dependent and
will decrease as processor core frequencies increase. A small amount of hysteresis has been
included to prevent rapid active/inactive transitions of the TCC when the processor temperature is
near the trip point. Once the temperature has returned to a non-critical level, and the hysteresis
timer has expired, modulation ceases and the TCC goes inactive. Processor performance will be
decreased by ~50% when the TCC is active (assuming a duty cycle that varies from 30%-50%),
however, with a properly designed and characterized thermal solution the TCC most likely will
only be activated briefly during the most power intensive applications while at maximum chassis
ambient temperature.
相關(guān)PDF資料
PDF描述
BX80524R300128 32-BIT, 300 MHz, MICROPROCESSOR, XMA
BZV09/A0332/04 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BZV09/A0332/14 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BZV09/A0332/37 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BKT-146-01-F-V 92 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BX80532KC2800DU 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.8GHZ - Boxed Product (Development Kits)
BX80532KC2800F 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.8GHZ - Boxed Product (Development Kits)
BX80532KC3000D 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 3GHZ - Boxed Product (Development Kits)
BX80532KC3000H 制造商:Intel 功能描述:MPU XEON NETBURST 64-BIT 0.13UM 3GHZ - Boxed Product (Development Kits)
BX80532KE2000D 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2GHZ - Boxed Product (Development Kits)