參數(shù)資料
型號(hào): BT849A
英文描述: Single-Chip Video Capture for PCI
中文描述: 單芯片的PCI視頻捕捉
文件頁(yè)數(shù): 86/141頁(yè)
文件大小: 1149K
代理商: BT849A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)當(dāng)前第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)
Brooktree
76
L848A_A
Bt848/848A/849A
Single-Chip Video Capture for PCI
E
LECTRICAL
I
NTERFACES
I
2
C Interface
An I
2
C write transaction consists of sending a START signal, 2 or 3 bytes of
data (checking for a receiver acknowledge after each byte), and a STOP signal. The
write data is supplied from a 24-bit register with bytes I2CDB0, I2CDB1, and
I2CDB2. This 24-bit register is shifted left to provide data serially, with the MSB
as the first bit. An I
2
C write occurs when the R/W bit in the I2CDB0[0] is set to a
logical low. The system driver can select to write 2 or 3 bytes of data by selecting
the appropriate value for I2CW3B bit.
An I
2
C read transaction consists of sending a START signal, 1 byte of data
(checking for a receiver acknowledge), reading 1 data byte from the slave, sending
the master NACK, and sending the STOP signal. The data read is shifted into the
I2CDB2 register. An I
2
C read occurs when the R/W bit in the I2CDB0[0] is set to
a logical one (Figure 36).
When the read or write operation is completed, Bt848 sends an interrupt over
the PCI bus to the host controller. The status bit RACK will indicate whether the
operation completed successfully with the correct number of slave acknowledges.
In the case where direct control of the I
2
C bus lines is desired, the Bt848 device
driver can disable the I
2
C hardware control and can take software control of the
SCL and SDA pins. This is useful in applications where the I
2
C bus is used for gen-
eral purpose I/O or if a special type of I
2
C operation (such as multi-mastering)
needs to be implemented.
For detailed information on the I
2
C bus, refer to
“The I
2
C-Bus Reference
Guide,”
reprinted by Brooktree.
Figure 36. I
2
C Typical Protocol Diagram
CHIP
ADDR
DATA
S
A
CHIP
ADDR
SUB
-
ADDR
8
BITS
S
A
A
A
P
DATA
D
ATA
R
EAD
D
ATA
W
RITE
F
ROM
B
T
848
TO
S
LAVE
F
ROM
S
LAVE
TO
B
T
848
NA
P
S
P
A
NA
=
START
=
STOP
=
ACKNOWLEDGE
=
NON
ACKNOWLEDGE
相關(guān)PDF資料
PDF描述
BT8510EPJC PCM Transceiver
BT857KPJ Color Encoder Circuit
BT8958EHJ50 xDSL Interface
BT8953AEPFC xDSL Interface
BT8953AEPJ xDSL Interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BT849AKPF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip Video Capture for PCI
BT850-SA 功能描述:BTV4.2 DUAL MODE USB HCI MODULE 制造商:laird - wireless & thermal systems 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
BT850-SA-T/R 功能描述:BTV4.2 DUAL MODE USB HCI MODULE 制造商:laird - wireless & thermal systems 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:2,500
BT850-ST 功能描述:BTV4.2 DUAL MODE USB HCI MODULE 制造商:laird - wireless & thermal systems 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
BT850-ST-T/R 功能描述:BTV4.2 DUAL MODE USB HCI MODULEE 制造商:laird - wireless & thermal systems 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:2,500