- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375361 > ASDP-21365KBC-1AA (ANALOG DEVICES INC) SHARC Processor PDF資料下載
參數(shù)資料
| 型號： | ASDP-21365KBC-1AA |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | SHARC Processor |
| 中文描述： | 16-BIT, 55.55 MHz, OTHER DSP, PBGA136 |
| 封裝： | MO-205AE, BGA-136 |
| 文件頁數(shù)： | 4/52頁 |
| 文件大?。?/td> | 1320K |
| 代理商： | ASDP-21365KBC-1AA |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Rev. A
|
Page 4 of 52
|
December 2006
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
GENERAL DESCRIPTION
The ADSP-2136x SHARC processor is a member of the SIMD
SHARC family of DSPs that feature Analog Devices’ Super Har-
vard Architecture. The processor is source code-compatible
with the ADSP-2126x and ADSP-2116x DSPs, as well as with
first generation ADSP-2106x SHARC processors in SISD (sin-
gle-instruction, single-data) mode. The ADSP-2136x is a
32-bit/40-bit floating-point processor optimized for high
performance automotive audio applications with a large on-
chip SRAM and ROM, multiple internal buses to eliminate I/O
bottlenecks, and an innovative digital audio interface (DAI).
As shown in the functional block diagram
on Page 1
, the
ADSP-2136x uses two computational units to deliver a signifi-
cant performance increase over the previous SHARC processors
on a range of signal processing algorithms. Fabricated in a state-
of-the-art, high speed, CMOS process, the ADSP-2136x proces-
sor achieves an instruction cycle time of 3.0 ns at 333 MHz.
With its SIMD computational hardware, the ADSP-2136x can
perform two GFLOPS running at 333 MHz.
Table 2
shows the features of the individual product offerings
and
Table 1
shows performance benchmarks for the processors
running at 333 MHz.
The ADSP-2136x continues SHARC’s industry-leading stan-
dards of integration for DSPs, combining a high performance
32-bit DSP core with integrated, on-chip system features.
The block diagram
on Page 1
, illustrates the following architec-
tural features:
Two processing elements, each of which comprises an
ALU, multiplier, shifter, and data register file
Data address generators (DAG1, DAG2)
Program sequencer with instruction cache
PM and DM buses capable of supporting four 32-bit data
transfers between memory and the core at every core pro-
cessor cycle
Three programmable interval timers with PWM genera-
tion, PWM capture/pulse width measurement, and
external event counter capabilities
On-chip SRAM (3M bit)
On-chip ROM (4M bit)
8-bit or 16-bit parallel port that supports interfaces to off-
chip memory peripherals
JTAG test access port
The block diagram
on Page 7
illustrates the following architec-
tural features:
DMA controller
Six full duplex serial ports
Two SPI-compatible interface ports—primary on dedi-
cated pins, secondary on DAI pins
Digital audio interface that includes two precision clock
generators (PCG), an input data port (IDP), an S/PDIF
receiver/transmitter, eight channels asynchronous sample
rate converter, DTCP cipher, six serial ports, eight serial
interfaces, a 20-bit parallel input port, 10 interrupts, six flag
outputs, six flag inputs, three timers, and a flexible signal
routing unit (SRU)
Figure 2
shows a sample SPORT configuration using the preci-
sion clock generators to interface with an I
2
S ADC and an I
2
S
DAC with a much lower jitter clock than the serial port would
generate itself. Many other SRU configurations are possible.
Table 1. Benchmarks (at 333 MHz)
Benchmark Algorithm
1024 Point Complex FFT (Radix 4, with reversal) 27.9
μ
s
FIR Filter (per tap)
1
IIR Filter (per biquad)
1
Matrix Multiply (pipelined)
[3×3] × [3×1]
[4×4] × [4×1]
Divide (y/x)
Inverse Square Root
Speed
(at 333 MHz)
1
Assumes two files in multichannel SIMD mode
1.5 ns
6.0 ns
13.5 ns
23.9 ns
10.5 ns
16.3 ns
Table 2. ADSP-2136x SHARC Processor Family Features
Feature
A
A
A
A
A
RAM
3M bit
3M bit
3M bit
3M bit
3M bit
ROM
4M bit
4M bit
4M bit
4M bit
4M bit
Audio
Decoders in
ROM
1
1
Audio decoding algorithms include PCM, Dolby Digital EX, Dolby Prologic IIx,
DTS 96/24, Neo:6, DTS ES, MPEG-2 AAC, MP3, and functions like Bass
management, delay, speaker equalization, graphic equalization, and more.
Decoder/post-processor algorithm combination support varies depending upon
the chip version and the system configurations. Please visit www.analog.com for
2
The ADSP-21362 and ADSP-21365 processors provide the Digital Transmission
Content Protection protocol, a proprietary security protocol. Contact your
Analog Devices sales office for more information.
No
No
No
Yes
Yes
Pulse Width
Modulation
Yes
Yes
Yes
Yes
Yes
S/PDIF
DTCP
2
Yes
No
Yes
Yes
Yes
Yes
No
No
Yes
No
SRC
Performance
128 dB
No SRC
140 dB
128 dB
128 dB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASDP-21365KBCZ-1AA | SHARC Processor |
| ASDP-21365WBBCZ-1A | SHARC Processor |
| ASG509A | CMOS 4/8 CHAANNEL ANALOG MULTIPLEXERS |
| ASI-DDC4563-24 | SILICON DETECTOR DIODE |
| ASI-MA40232-119 | SILICON DETECTOR DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ASDP-21365KBCZ-1AA | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ASDP-21365WBBCZ-1A | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ASD-PL2F | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Analog, addressable photoelectronic smoke sensor |
| ASD-PTL2F | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Analog, addressable photoelectronic smoke sensor |
| ASDU250D | 制造商:AF 功能描述:DUSTER 152A INVERTIBLE SPRAYDUSTER 制造商:AF 功能描述:DUSTER, 152A INVERTIBLE SPRAYDUSTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。