- 您現(xiàn)在的位置：買賣IC網 > PDF目錄166217 > AM79Q021JC (ADVANCED MICRO DEVICES INC) PCM CODEC, PQCC44 PDF資料下載
參數資料
| 型號： | AM79Q021JC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 編解碼器 |
| 英文描述： | PCM CODEC, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數： | 39/64頁 |
| 文件大?。?/td> | 911K |
| 代理商： | AM79Q021JC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
44
Am79Q02/021/031 Data Sheet
20, 21. Write/Read SLIC Input/Output Register
MPI Command
(52/53h)
R/W = 0: Write
R/W = 1: Read
RSVD
Reserved for future use. Always write as 0, but 0 is not guaranteed when read.
Pins CD1, CD2, and C3 through C5 are set to 1 or 0. The data appears latched on the CD1,
CD2, and C3 through C5 SLIC I/O pins, provided they were set in the Output mode (see
Command 22). The data sent to any of the pins set to the Input mode is latched, but does not
appear at the pins. The CD1B bit is only valid if the E1 Multiplex mode is enabled (EE1 = 1).
* Power Up and Hardware Reset (RST) Value = 00h
22, 23. Write/Read SLIC Input/Output Direction, Read Status Bits
MPI Command
(54/55h)
RSVD
Reserved for future use. Always write as 0, but 0 is not guaranteed when read.
Channel Status (Read status only, write as 0)
CSTAT = 0
Channel is inactive (Standby mode).
CSTAT = 1
Channel is active.
Clock Fail (Read status only, write as 0)
CFAIL* = 0
The internal clock is synchronized to frame synch.
CFAIL = 1
The internal clock is not synchronized to frame synch.
* The CFAIL bit is independent of the Channel Enable Register.
I/O Direction (Read/Write)
IOD5 = 0*
C5 is an input
IOD5 = 1
C5 is an output
IOD4 = 0*
C4 is an input
IOD4 = 1
C4 is an output
IOD3 = 0*
C3 is an input
IOD3 = 1
C3 is an output
IOD2 = 0*
CD2 is an input
IOD2 = 1
CD2 is an output
IOD1 = 0*
CD1 is an input
IOD1 = 1
CD1 is an output
Pins CD1, CD2, and C3 through C5 are set to Input or Output modes individually. Pins C3–C5
are not available on the Am79Q031 QSLAC device, and C5 is available only on the Am79Q021
QSLAC device.
* Power Up and Hardware Reset (RST) Value = 00h
D7
D6
D5
D4
D3
D2
D1
D0
Command
0
1
0
1
0
1
R/W
I/O Data
RSVD
CD1B
C5
C4
C3
CD2
CD1
D7
D6
D5
D4
D3
D2
D1
D0
Command
0
1
0
1
0
1
0
R/W
Input Data
RSVD
CSTAT
CFAIL
IOD5
IOD4
IOD3
IOD2
IOD1
相關PDF資料 |
PDF描述 |
|---|---|
| AM79Q021VC | PCM CODEC, PQFP44 |
| AM79Q062JC | A/MU-LAW, PCM CODEC, PQCC32 |
| AM80A-048L-050P25 | 1-OUTPUT 125 W DC-DC REG PWR SUPPLY MODULE |
| AM8152BDC | SPECIALTY INTERFACE CIRCUIT, CDIP48 |
| AMB315218 | MOTION SENSOR, XSS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AM79Q021JC/T | 制造商:Advanced Micro Devices 功能描述: |
| AM79Q021VC | 制造商:Advanced Micro Devices 功能描述: |
| AM79Q02JC | 制造商:Advanced Micro Devices 功能描述: |
| AM79Q031 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q031JC | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。