
202
Am79C976
8/01/00
P R E L I M I N A R Y
The logical value of the LEDOUT
status signal is determined by the
settings of the individual Status
Enable bits of the LED register
(bits 8 and 6-0).
This bit is read only, writes have
no effect. LEDOUT is unaffected
by H_RESET, S_RESET, or
STOP.
14
LEDPOL
LED Polarity. When this bit has
the value 0, then the LED pin will
be driven to a LOW level whenev-
er the OR of the enabled signals
is true, and the LED pin will be
disabled and allowed to float high
whenever the OR of the enabled
signals is false (i.e., the LED out-
put will be an Open Drain output
and the output value will be the
inverse of the LEDOUT status
bit).
When this bit has the value 1,
then the LED pin will be driven to
a HIGH level whenever the OR of
the enabled signals is true, and
the LED pin will be driven to a
LOW level whenever the OR of
the enabled signals is false (i.e.,
the LED output will be a Totem
Pole output and the output value
will be the same polarity as the
LEDOUT status bit).
The setting of this bit will not ef-
fect the polarity of the LEDOUT
bit for this register.
Read/Write accessible. LEDPOL
is cleared by H_RESET and is
not affected by S_RESET or set-
ting the STOP bit.
13
LEDDIS
LED Disable. This bit is used to
disable the LED output. When
LEDDIS has the value 1, then the
LED output will always be dis-
abled. When LEDDIS has the val-
ue 0, then the LED output value
will be governed by the LEDOUT
and LEDPOL values.
Read/Write accessible. LEDDIS
is cleared by H_RESET and is
not affected by S_RESET or set-
ting the STOP bit.
12
100E
100 Mbps Enable. When this bit
is set to 1, a value of 1 is passed
to the LEDOUT bit in this register
when the Am79C976 controller is
operating at 100 Mbps mode.
Read/Write accessible. 100E is
cleared by H_RESET and is not
affected by S_RESET or setting
the STOP bit.
11-10
RES
Reserved locations. Written and
read as zeros.
9
MPSE
Magic Packet Status Enable.
When this bit is set to 1, a value
of 1 is passed to the LEDOUT bit
in this register when Magic Pack-
et mode is enabled and a Magic
Packet frame is detected on the
network.
Read/Write accessible. MPSE is
cleared by H_RESET and is not
affected by S_RESET or setting
the STOP bit.
8
FDLSE
Full-Duplex Link Status Enable.
Indicates the Full-Duplex Link
Test Status. When this bit is set,
a value of 1 is passed to the LED-
OUT signal when the Am79C976
controller is functioning in a Link
Pass state and full-duplex opera-
tion is enabled. When the
Am79C976 controller is not func-
tioning in a Link Pass state with
full-duplex operation being en-
abled, a value of 0 is passed to
the LEDOUT signal.
Read/Write accessible. FDLSE is
cleared by H_RESET and is not
affected by S_RESET or setting
the STOP bit.
7
PSE
Pulse Stretcher Enable. When
this bit is set, the LED illumination
time is extended for each new oc-
currence of the enabled function
for this LED output. A value of 0
disables the pulse stretcher.
Read/Write accessible. PSE is
set to 1 by H_RESET and is not
affected by S_RESET or setting
the STOP bit.