- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366549 > AM79C850KC (ADVANCED MICRO DEVICES INC) SUPERNET-R 3 PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C850KC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SUPERNET-R 3 |
| 中文描述： | 1 CHANNEL(S), 100M bps, FDDI CONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 47/97頁 |
| 文件大小： | 358K |
| 代理商： | AM79C850KC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
P R E L I M I N A R Y
AMD
47
SUPERNET 3
Status Receive Parity Error Queue 2
SRPERRQ2 (bit 3)
This bit is set when there is parity error in the data
received in queue 2.
Status Receive Parity Error Queue 1
SRPERRQ2 (bit 2)
This bit is set when there is parity error in the data
received in queue 1.
Status Receive Queue 2 Unlocked
SRQUNLCK2 (bit 1)
This bit is set when the auto-unlock feature unlocks the
Receive Queue 2 lock due to buffer full condition. Once
the unlock threshold is crossed due the host read
operation, the SUPERNET 3 will clear the lock on the
receive queue 2 and enable the queue for further input.
Status Receive Queue 1 Unlocked
SRQUNLCK2 (bit 0)
This bit is set when the auto-unlock feature unlocks the
Receive Queue 1 lock due to buffer full condition. Once
the unlock threshold is crossed due the host read
operation, the SUPERNET 3 will clear the lock on the
receive queue 1 and enable the queue for further input.
The following bits are in ST3L (the lower half of ST3).
Reserved (bit 15–bit 8)
These bits are reserved for future use. Some of these
reserved bits may read zero or one and the user should
ignore these bits. The corresponding mask register bits
should be programmed to mask out the interrupts from
these bits.
Status Internal CAM Source Address Exact Match.
SICAMSAXACT (bit 7)
This bit when set indicates that the source address of
the incoming frame exactly matches an entry in the
internal CAM. This bit is useful for monitoring frame
reception and internal CAM operation.
Status Internal CAM Source Address Match
SICAMSAMAT (bit 6)
This bit when set indicates that the source address of
the incoming frame matches an entry in the internal
CAM based on the internal CAM match logic. This bit
is useful for monitoring frame reception and internal
CAM operation.
Status Internal CAM Destination Address Exact
Match
SICAMDAXACT (bit 5)
This bit when set indicates that the received frame DA
exactly matches an entry in the internal CAM. This bit is
useful for monitoring frame reception and internal
CAM operation.
Status Internal CAM Destination Address Match
SICAMDAMAT (bit 4)
This bit when set indicates that the received frame DA
matches an entry in the internal CAM based in the
internal CAM match logic. This bit is useful for
monitoring frame reception and internal CAM operation.
Reserved (bit 3)
This bit is reserved for future use. The bit may read zero
or one and the user should ignore this bit. The
corresponding mask register bit should be programmed
to mask out the interrupts from this bit.
Reserved (bit 2)
This bit is reserved for future use. The bit may read zero
or one and the user should ignore this bit. The
corresponding mask register bit should be programmed
to mask out the interrupts from this bit.
Status Physical Layer Controller BIST Done
PLC_BIST_DONE (bit 1)
This bit when set indicates that the PLC BIST
is complete.
Status Address Filter BIST Done
AF_BIST_DONE (bit 0)
This bit when set indicates that Address Filter (Internal
CAM) BIST is complete.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C850KCW | SUPERNET-R 3 |
| AM79C864AKC | Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864AKCW | Physical Layer Controller With Scrambler (PLC-S) |
| AM79C873 | NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support |
| AM79C873KCW | NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C850KCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:SUPERNET-R 3 |
| AM79C864A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864AKCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864KC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。