- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366549 > AM79C850KC (ADVANCED MICRO DEVICES INC) SUPERNET-R 3 PDF資料下載
參數(shù)資料
| 型號： | AM79C850KC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SUPERNET-R 3 |
| 中文描述： | 1 CHANNEL(S), 100M bps, FDDI CONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 12/97頁 |
| 文件大?。?/td> | 358K |
| 代理商： | AM79C850KC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
AMD
P R E L I M I N A R Y
12
SUPERNET 3
high, the upper nibble of the X-bus is interpreted as a
network control character. Otherwise, it is interpreted as
a data nibble.
XCL
Transmit Control Lower (TTL output, high
impedance)
The XCL output signal is used to flag control symbols
being presented on the lower nibble of the transmit bus.
This signal is synchronous to BCLK. If XCL is asserted
high, the lower nibble of the X-bus is interpreted as a
network control character. Otherwise, it is interpreted as
a data nibble.
FOTOFF
Fiber Optic Transmitter Off (TTL Output, Active
Low, high impedance)
The
FOTOFF
signal, when asserted, causes the optical
transmitter to turn off.
SDI+, SDI-
Signal Detect (PECL Differential Line Receiver
Inputs)
The SDI input signal pair is from the optical or copper
transceivers to indicate whether the received optical or
electrical signal is above its threshold. The inverted
value of this signal is held in the PHY_STATUS_A
register, and the LSDO interrupt bit in the PHY is set
whenever SDI becomes asserted.
SCRM
Scrambler/Descrambler enable (DC Input,
Active High)
When this pin is strapped high, the SUPERNET 3 is set
to operate with a copper PMD and the scrambler/
descrambler is enabled. When the pin is strapped to
ground, then the scrambler/descrambler function is
disabled in the SUPERNET 3, and the SUPERNET 3 is
set to operate with a fiber PMD. This pin is ORed with
the bit 0 (CIPHER_ENABLE) in the PLC_CNTRL_C
register and the result is indicated in the same bit (bit 0).
The PMD selection and scrambler/descrambler (S/D)
enabling is as follows:
CIPHER_
ENABLE
bit
SCRM
pin
Result
Low
Low
High
High
Reset
Set
Reset
Set
Fiber PMD. S/D disabled.
Copper PMD. S/D enabled.
Copper PMD. S/D enabled.
Copper PMD. S/D enabled.
LSR 2–0
Line State Register (TTL Output, high impedance)
The LSR2–0 signals directly output the LINE_ST field
of the PLC_STATUS_A register to ring test and
monitor equipment.
EBFERR
Elasticity Buffer Error (TTL Output, Active High,
high impedance)
EBFERR indicates when an overflow or underflow
condition occurs in the Elasticity Buffer.
ENCOFF
Encoder Off (TTL Input, Active High)
ENCOFF signal turns off the 4B/5B encoding and
decoding function of the PLC core.
ULSB
Unknown Line State (TTL Output, high impedance)
The ULSB signal directly outputs the UNKN_LINE_ST
bit of the PLC_STATUS_A register to ring test and
monitor equipment.
Clock Pins (3 Pins)
LSCLK
Local Symbol Clock pin (TTL input)
The LSCLK is a 25 MHz clock. It is used by the
PLC core.
BCLK
Byte Clock pin (TTL input)
The BCLK is a 12.5 MHz clock. It is used by the PLC and
the MAC cores.
BMCLK
Buffer Memory Clock pin (TTL input)
The BMCLK is the clock signal that the MAC core uses
for generating the signals to the buffer memory. BMCLK
is driven with either a 12.5 or 25 MHz clock signal. If
12.5 MHz operation is desired, then this pin can be tied
to BCLK pin. If 25 MHz operation is desired, then this pin
can be tied to LSCLK pin.
Node Processor (NP) Interface
(35 Pins)
The following paragraphs describe the pins used to
interface the SUPERNET 3 with the node processor
(NP) or other control devices. The NP interface is used
for initializing the SUPERNET 3 as well as for
reporting status.
CSI
Chip Select Input (TTL input, active low)
– Asynchronous when NPMODE = 0
– Synchronous when NPMODE = 1
The Chip Select Input (active low) enables Read and
Write operations to the SUPERNET 3. In the asynchro-
nous mode, the data output is enabled while
CSI
and
DS
are both low and R/
W
is high. In the synchronous mode,
the data output is enabled while
CSI
is low and R/
W
is high.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C850KCW | SUPERNET-R 3 |
| AM79C864AKC | Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864AKCW | Physical Layer Controller With Scrambler (PLC-S) |
| AM79C873 | NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support |
| AM79C873KCW | NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C850KCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:SUPERNET-R 3 |
| AM79C864A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864AKCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864KC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。