- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366549 > AM79C30A (Advanced Micro Devices, Inc.) Digital Subscriber Controller⑩ (DSC⑩) Circuit PDF資料下載
參數(shù)資料
| 型號： | AM79C30A |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| 中文描述： | 數(shù)字用戶控制器⑩法（DSC⑩）電路 |
| 文件頁數(shù)： | 45/101頁 |
| 文件大?。?/td> | 1607K |
| 代理商： | AM79C30A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
Am79C30A/32A Data Sheet
45
D-Channel Status Register 1 — (DSR1) — Read Only
DSR1 has the format shown in Table 44.
The DSR1 bits generate interrupts and are set/reset under the conditions shown in Table 45 (in addition to a hard-
ware reset or Idle mode).
Table 45.
DSR1 Interrupts
Table 44.
D-Channel Status Register 1
Bit
Logical 1
Logical 0 (Default Value)
0
Valid Address (VA) if the address decode logic is enabled or
End-of-Address (EOA) if the address decode logic is disabled
No valid address
1
End of receive packet
Not end of packet
2
Packet reception in progress
Packet not being received
3
Loopback in operation at Am79C30A/32A
No loopback in operation at Am79C30A/32A
4
Loopback in operation at LIU
No loopback in operation at LIU
5
D-channel back-off not in operation
D-channel back-off in operation
6
End of valid transmit packet
No end-of-transmit packet or no transmission
7
Current transmit packet has been aborted
No transmit packet abort
Bit Generate Interrupt
Bit Set
Bit Reset
0
Yes, if DMR3 bit 0 = 1 Two bytes after an opening flag if a VA is
decoded or address recognition is disabled
When the microprocessor reads DSR1 or
associated DRCR
1
Yes, if DMR1 bit 3 = 1 When a closing flag is received
When the microprocessor reads DSR1 or
associated DRCR
2
No
One byte after the opening flag of any packet,
valid or not
When a flag or an abort is received
3
No
When the operation is in progress
When the operation is not in progress
4
No
When the operation is in progress
When the operation is not in progress
5
No
When the operation is in progress
When the operation is not in progress
6
Yes, if DMR3 bit 1 = 1 When the closing flag is transmitted
When the microprocessor reads DSR1 or when
DTCR is loaded
7
No
When seven 1s and a 0 have been transmitted When the microprocessor reads DSR1 or when
DTCR is loaded
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C30AJC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C30AVC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C32A | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C32AJC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C32AVC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C30ADC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
| AM79C30ADCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
| AM79C30AJC | 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述: |
| AM79C30AJC/D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C30AJC/DTR | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。