參數(shù)資料
型號(hào): Am7969
廠商: Advanced Micro Devices, Inc.
英文描述: TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
中文描述: TAXIchip集成電路(透明異步Xmitter,接收器接口)
文件頁(yè)數(shù): 69/127頁(yè)
文件大?。?/td> 730K
代理商: AM7969
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)當(dāng)前第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
AMD
65
TAXIchip Integrated Circuits Technical Manual
as baseline wander effect and is illustrated in Figure 5-5. In Figure 5-5a, the average DC
fluctuates between 40% and 60% of the maximum level (+10% of midpoint). After the
signal is capacitively coupled (Figure 5-5b), the average DC component is lost due to
high-pass filtering, causing an undesired shift in the signal levels. This shift in the signal
levels, coupled with non-zero rise and fall times of the serial stream cause pulse width
distortion and thus apparent jitter and possible increased error rates.
This DC shifting effect can be minimized if the values of the AC coupling components
are chosen appropriately. The DC level of the data will fluctuate at a data-dependent
frequency, f
b
, called the baseline wander frequency. The 3 dB corner frequency of the
AC coupling, f
3dB
=1/(2
π
RC), should be chosen below the minimum baseline wander
frequency of the data. This allows most DC variations to pass through the AC coupling
high-pass filtering, minimizing the DC shift in the signal.
To minimize f
3dB
we must maximize R and C. The resistance R is generally determined
either by the termination required by the transmission line or by biasing requirements on
both sides of the link. Hence, only the coupling capacitor C can be maximized to keep
f
3dB
as low as possible. The largest value capacitor that can be used is limited by the fact
that it must be an RF capacitor. RF capacitors are generally of the ceramic type (NPO
and X7R dielectrics) and are limited to a maximum value of approximately 1.0
μ
F.
0.1
μ
F capacitors have proven to be sufficient in laboratory tests of TAXIchip set
systems.
For a 0.1
μ
F capacitor, we must verify that the capacitive reactance at the lowest
fundamental frequency possible is less than 1
. The lowest fundamental frequency
possible is the frequency that results when the TAXIchip set is running at it’s lowest
BAUD rate (40 Mbaud) and the command or data pattern with the least number of
transitions is being sent. This pattern turns out to be the HQ command (FDDI terminol-
ogy) which has only 1 transition per command, or 1 transition per 10 bits when the
command is encoded. If a continuous stream of HQ commands are sent at 40 Mbaud,
the resultant fundamental frequency of the signal is 2 MHz. At 2 MHz, the capacitive
reactance of a 0.1
μ
F capacitor is calculated as follows:
XC =
=
2
π
fC
2
π
(2*10
6
) (0.1*10
-6
)
1
1
0.8
=
Hence, in the worst case a 0.1
μ
F capacitor will give a reactance of less than 1
, as
desired.
In summary, the largest value RF capacitor available should be used to optimize the
performance of the TAXlchip link.
Figure 5-5
Baseline Wander
12330E-12
Average DC Level Varies
with Data Pattern
a) Data Before AC Coupling
Varying DC is Filtered Out
Causing an Undesired DC
Shift in the Data
b) Data After AC Coupling
相關(guān)PDF資料
PDF描述
Am7968-125DKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7969-125DKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7968-175DKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7969-175DKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7969-125 TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM7969-100/B3A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver
AM7969-100/BXA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver
AM7969-100DC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver
AM7969-100DCB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver
AM7969-100DE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver