- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366548 > Am7969 (Advanced Micro Devices, Inc.) TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) PDF資料下載
參數(shù)資料
| 型號(hào)： | Am7969 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| 中文描述： | TAXIchip集成電路（透明異步Xmitter，接收器接口） |
| 文件頁(yè)數(shù)： | 14/127頁(yè) |
| 文件大小： | 730K |
| 代理商： | AM7969 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
AMD
10
Am7968/Am7969
FUNCTIONAL DESCRIPTION
System Configuration
The TAXIchip system provides a means of connecting
parallel data systems over a serial link (Figure 2). In
LOCAL Mode (normal operation mode) each TX/RX
pair is connected over a serial link which can be a Fiber
Optic or Copper Media (Figure 3).
The Am7968 Transmitter accepts inputs from a sending
host system using a simple STRB/ACKhandshake.
Parallel bits are saved by the Am7968’s input latch on
the rising edge of a STRBinput. The input latch can be
updated on every CLKcycle; if it still contains previously
stored data when a second STRB pulse arrives, Data is
stored in the input latch, and the second ACKresponse
is delayed until the next CLKcycle.
The inputs to an Am7968 Transmitter can be either Data
or Command and may originate from two different parts
of the host system. A byte cycle may contain Data or
Command, but not both. Data represents the normal
data channel message traffic between host systems.
Commands can come from a communication control
section of the host system. Commands occur at a rela-
tively infrequent rate but have priority over Data. Exam-
ples include communication specific commands such
as REQUEST-TO-SEND or CLEAR-TO-SEND; or
application specific commands such as MESSAGE-
ADDRESS-FOLLOWS, MESSAGE-TYPE-FOLLOWS,
INITIALIZE YOUR SYSTEM, ERROR, RETRANSMIT,
HALT, etc.
The Am7968 Transmitter switches between Data and
Command by examining Command input patterns. All
0s on Command input pins cause information on the
Am7968’s Data input pins to be latched into the device
on the rising edge of STRB All other Command patterns
cause a Command symbol to be sent in response to an
input strobe. The pattern on the Data inputs is ignored
when a Command symbol is sent. In either case, if there
is no STRBbefore the next byte boundary, a Sync sym-
bol will be transmitted. The sync pattern maintains link
synchronization and provides an adequate signal transi-
tion density to keep the Receiver Phase-Locked-Loop
(PLL) circuits in lock. It was chosen for its unique pattern
which never occurs in any Data or Command mes-
sages. This feature allows Sync to be used to establish
byte boundaries.
The Sync pattern utilized by TAXIchip set keeps the
automatic gain control (AGC) fiber-optic transceiver cir-
cuits in their normal range because the pattern has zero
DC offset.
The Am7969 Receiver detects the difference between
Data and Command patterns and routes each to the
proper Output Latch. When a new Data pattern enters
the output latch, DSTRBis pulsed and Command
information remains unchanged. If a Command pattern
is sent to the output latch or if Sync is received, CSTRB
is pulsed and Data outputs remain in their previous
state. Reception of a Sync pattern clears the Command
outputs to all 0’s, since Sync is a legal command.
Noise-induced bit errors can distort transmitted bit pat-
terns. The Am7969 Receiver logic detects most noise-
induced transmission errors. Invalid bit patterns are
recognized and indicated by the assertion of the viola-
tion (VLTN) output pin. This signal rises to a logic “1”
state at the same time that Data or Command outputs
change and remains HIGH until a valid pattern is
detected by the Data Decoder. The error detection
method used in the Receiver cannot identify bit
errors which transform one valid Command or Data pat-
tern to another. Fault-sensitive systems should use ad-
ditional error checking mechanisms to guarantee
message integrity.
Am7968 Transmitter
The Transmitter accepts messages from its parallel in-
put pins (Command or Data). Once latched into an
Am7968, a parallel message is encoded, serialized, and
shifted out to the serial link. The idle time between trans-
mitted bytes (evident by lack of STRB) is filled with
Sync bytes.
Am7969 Receiver
Receivers accept differential signals on the SERIN+/
SERIN–input pins. This information, previously
encoded by an Am7968 Transmitter, is loaded into
a decoder.
When serial patterns are received, they are decoded
and routed to the appropriate outputs. If the received
message is a Command, it is stored in the output latch,
appears at the Command output pins, and CSTRBis
pulsed; Data output pins continue holding the last Data
byte and DSTRB stays inactive. If a Data message fol-
lows the reception of a Command, Command output
pins continue holding the previous Command byte and
CSTRBstays inactive. The command outputs will retain
their states until another Command signal is received
(Sync is considered to be a valid command which, when
decoded, sets Command outputs to “0” and issues a re-
sulting CSTRB).
Byte Width
The TAXIchip set has twelve parallel interface pins
which are designated to carry either Command or Data
bits. The Data Mode Select (DMS) pin on each chip can
be set to select one of three modes of operation: eight
Data and four Command bits, nine Data and three Com-
mand, or ten Data and two Command. This allows the
system designer to select the byte-width which best
suits system needs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Am7968-125DKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969-125DKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-175DKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969-175DKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969-125 | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM7969-100/B3A | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Receiver |
| AM7969-100/BXA | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Receiver |
| AM7969-100DC | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Receiver |
| AM7969-100DCB | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Receiver |
| AM7969-100DE | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Receiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。