- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366548 > Am7968-175LKC (Advanced Micro Devices, Inc.) TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) PDF資料下載
參數(shù)資料
| 型號： | Am7968-175LKC |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| 中文描述： | TAXIchip集成電路（透明異步Xmitter，接收器接口） |
| 文件頁數(shù)： | 88/127頁 |
| 文件大?。?/td> | 730K |
| 代理商： | AM7968-175LKC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁當(dāng)前第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁
AMD
84
TAXIchip Integrated Circuits Technical Manual
Figure 7-9
Rec eiver T iming in Auto-Repeat Configuration
Sync
Data 1
Data 2
Data 3
Serial
Data
CNB1
IGM1
CNB2
IGM2
CNB3
IGM3 =
CNB1
Data 4
Data 5
Data 6
Note:
IGM3 =
CNB1
so RX1 is now ready to receive new data. The cycle can now be repeated.
12330E-31
7.3.2 T iming Limitations of the Auto-Repeat Configuration
Note, however, that the t
46
delay adds up as it ripples through the daisy chain. If the total
delay from the first to the last Receiver in the cascade is greater than 1 byte time,
parallel data will output 1 byte time later on some Receivers than on others.
The following example is for t
46
= 20 ns and a 12.5 MHz byte rate, the time between the
start of one byte to the start of the next is 80 nanoseconds. When IGM on the last
Receiver goes HIGH forcing the CNB1 on the first one to go LOW, it will take 20 x R ns
(where R is the number of Receivers in cascade) before the last IGM goes LOW again,
(allowing CNB on the first Receiver to go HIGH).
In order for the first Receiver to capture the next byte its CNB cannot remain LOW for
more than X ns (where X must be less than 1 byte period).
X = (20 x R1) + (inverter delay) + (CNB to CLK set-up)
(R1 is the number of receivers that can be connected in cascade in this format)
The CNB to CLK set-up time is specified as t
47
= [(byte time/n) –32 ns]
In 8 Bit mode at 12.5 Mbyte/s, CNB to clock setup = - [(80/10) –32] = 24 ns
Figure 7-10 demonstrates an alternative scheme which will allow a virtually unlimited
number of receivers to be cascaded. The fan-out of the inverter dictates the number of
AND gates that can be driven. Multiple inverters can be connected to the last IGM
output if needed. Using this scheme guarantees that all of the receivers in cascade will
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Am7969-175LKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-125VB3A | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7969-125VB3A | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-175JC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7969-175JC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM7968-175LMC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-175PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
| AM7968-175PCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
| AM7968-70/B3A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
| AM7968-70/BXA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。