- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366548 > Am7968-175LKC (Advanced Micro Devices, Inc.) TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) PDF資料下載
參數(shù)資料
| 型號(hào)： | Am7968-175LKC |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| 中文描述： | TAXIchip集成電路（透明異步Xmitter，接收器接口） |
| 文件頁(yè)數(shù)： | 101/127頁(yè) |
| 文件大小： | 730K |
| 代理商： | AM7968-175LKC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)當(dāng)前第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
AMD
97
TAXIchip Integrated Circuits Technical Manual
TAXI T
echnical
I
nformation
P
ublication
#89-03
S ubjec t: Proper Use for T AX I S ync
Question:
What is the proper use for Sync How often is a Sync needed
Answer:
When a Transmitter has no data to send, it sends Sync. This symbol allows the
Receiver PLL to maintain phase and frequency lock with the transmitter, exactly as
would a normal DATA stream. It has the additional special property of being a unique bit
pattern that can be used to discover the byte boundaries in an otherwise continuous
bit stream.
The Receiver PLL takes some time to achieve phase and frequency lock (as described
in section 3.3). After lock is achieved the TAXI Receiver must align the incoming data to
the proper byte boundaries. The Receiver logic compares the incoming bit stream (bit by
bit and without regard for byte boundaries) with the pattern for Sync, and when it is
found, forces an internal bit counter to 0 The internal counter then continues to count
bits and run the byte rate logic without further reference until another Sync is found.
From this description of the Sync function, it is obvious that only ONESync symbol is
ever really required to define the byte boundary for the TAXI Receiver if the internal
counter continues to count correctly. It is unlikely that the internal logic function will
make a mistake, and therefore the counter will continue to count off the proper number
of bits per byte forever. However, there is some chance that noise can corrupt DATA
into a pattern that looks exactly like the Sync symbol. (The chance is about 0.13% of all
possible error types.) When this happens, the byte boundary is forced to an incorrect
position, and all data following is decoded incorrectly. TAXI Receiver violation detection
logic may or may not flag the errors, but the Receiver cannot distinguish properly framed
data from incorrectly framed data. The only thing that can correct this running error is
another Sync.
The minimum number of Syncs required in a user data stream is dictated by the system
sensitivity to running errors, and the system’s built in error detection mechanism.
However, it is a good practice to send a Sync every 1000 bytes.
Systems that send packetizeddata, should allow a Sync between each packet. This will
assure that if an error occurs, it will be terminated at the end of the packet and will not
corrupt the succeeding packets. Systems that send data at a rate slower than the TAXI
byte rate will have Sync automatically inserted as pad characters, so the user may not
need to specifically insert them.
Systems that send byteor shortphrasedata (commands or control words, for example)
might send a Sync before each byteor phraseto assure that the message is not missed
because of an earlier framing error.
From this discussion it should be clear that there is no RIGHT NUMBER of Syncs to
send with TAXI data. The correct number is dependent on the type of data the user is
sending, and the system sensitivity to running errors.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Am7969-175LKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-125VB3A | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7969-125VB3A | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-175JC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7969-175JC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM7968-175LMC | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-175PC | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Transmitter |
| AM7968-175PCB | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Transmitter |
| AM7968-70/B3A | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Transmitter |
| AM7968-70/BXA | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Transmitter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。