參數(shù)資料
型號: AM29BDS640GTD8WSI
廠商: SPANSION LLC
元件分類: DRAM
英文描述: 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
中文描述: 4M X 16 FLASH 1.8V PROM, 14 ns, PBGA80
封裝: 11 X 12 MM, 0.80 MM PITCH, FBGA-80
文件頁數(shù): 64/65頁
文件大?。?/td> 899K
代理商: AM29BDS640GTD8WSI
October 31, 2002
Am29BDS640G
63
A D V A N C E I N F O R M A T I O N
REVISION SUMMARY
Revision A (February 13, 2002)
Initial release.
Revision A+1 (February 19, 2002)
Automatic Sleep Mode
Clarified description to indicate that sleep mode is acti-
vated when the first CLK edge occurs after t
ACC
.
Figure 20, Asynchronous Program Operation
Timings
Modified to show that CLK is don’t care prior to AVD#
going low, and that AVD# must not be low before CE#
transitions low.
Revision A+2 (February 27, 2002)
Figure 21, Asynchronous Program Operation
Timings
Extended don’t care section of CLK to falling edge of
WE#.
Revision A+3 (May 9, 2002)
Requirements for Synchronous (Burst) Read
Operation
Shifted address, clock, and data cycle references in
third paragraph up by one.
Table 4
, System Interface String
Corrected data for address 23h.
Table 9
, Initial Access Cycles vs. Frequency
Added table.
Autoselect Command Sequence
Added bottom boot device IDs to table.
Table 14
, Command Definitions
Added bottom boot device IDs to table.
RDY: Ready
Corrected address boundary from 63rd word/3Eh to
64th word/3Fh.
DC Characteristics
Added V
IO
= V
IO
min
to test conditions for V
OL
and V
OH
in table.
Erase/Program Operations table
Added specifications for parameters t
CSW1
, t
CSW2
,
t
CHW
, t
AHC
.
Figure 21, Figure 23
Added note to indicate AVD# must toggle during
command sequence unlock cycles. Added t
CSW1
to
Figure 21.
Figure 22, Figure 24
Added figures, which show different timings between
addresses, CLK, WE#, and AVD#.
Figure 25, Figure 27, Figure 28
Added note to indicate AVD# must toggle during data
reads.
Figure 30, Figure 31
Shifted address, clock, and data cycle counts up by
one.
Revision A + 4 (July 26, 2002)
Table 1, Device Bus Operations
Changed Synchronous Write to rising edge of CLK.
Writing Commands/Command Sequences
Added CLK as part of the asynchronous write opera-
tion system drive.
Added VCC and VIO Power-up and Power-down
Sequencing section.
AC Characteristics
Changed tCHW erase/program time from Min to Max.
Figure 20, Asynchronous Program Operation
Timings
Changed tCSW1 reference to WE# from AVD#.
Figure 21, Alternate Asynchronous Program
Operation Timings
Changed to show CLK low after tCHW time.
Figure 22, Synchronous Program Operation
Timings
Removed tACH.
Changed tAHW to tAVSW and added tCSW2.
Figure 23, Alternate Synchronous Program
Operation Timings
Changed tAVCH to tAVHC.
Removed tACH.
DC Characteristics, CMOS Compatible
Corrected I
CCB
OE# = V
IL
to = VI
H
; switched Typ. and
Max. values.
Revision B (October 31, 2002)
Global
Renamed Handshaking Enabled to Reduced
Wait-State Handshaking
Renamed non-Handshaking to Standard Handshaking
相關(guān)PDF資料
PDF描述
AM29BDS643GT7MVAI 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
AM29BDS643GT5GVAI 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
AM29BDS643GT5KVAI 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
AM29BDS643GT5MVAI 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
AM29BDS643GT7GVAI 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM29BDS643GT5KVAI 制造商:Spansion 功能描述:FLASH PARALLEL 1.8V 64MBIT 4MX16 55NS 44FBGA - Trays
AM29BL802CB-65RZET 制造商:Spansion 功能描述:
AM29C01WW WAF 制造商:Advanced Micro Devices 功能描述:
AM29C10API 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM29C10AWW DIE 制造商:Advanced Micro Devices 功能描述: