- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385094 > AK4683 (Asahi Kasei Microsystems Co.,Ltd) Asynchronous Multi-Channel Audio CODEC with DIR/T PDF資料下載
參數(shù)資料
| 型號： | AK4683 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | Asynchronous Multi-Channel Audio CODEC with DIR/T |
| 中文描述： | 異步多聲道音頻編解碼器署長/噸 |
| 文件頁數(shù)： | 44/82頁 |
| 文件大?。?/td> | 1257K |
| 代理商： | AK4683 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
ASAHI KASEI
[AK4683]
MS0427-E-01
2005/11
- 44 -
Output Analog Volume (OPGA)
Volume range of the output analog volume is 0dB to -50dB and MUTE with by zero crossing detection. The OPGA
operates with the clock for DAC. The zero crossing detection of Lch and Rch is worked independently. If there are no
zero-crossings, the level will then change after a timeout period; the timeout period scales with fs. When ZCE is “0”, it
is changed immediately without zero crossing detection.
When writing to OPGA4-0 bits continually, it should take an interval of zero crossing timeout period or more. If the
OPGA4-0 bits are changed before zero crossing.
OPGA4-0
GAIN(dB)
STEP
1FH
+0
1EH
-1
1DH
-2
:
:
10H
-15
0FH
-16
0EH
-18
0DH
-20
:
:
05H
-36
04H
-38
03H
-42
02H
-46
01H
-50
00H
MUTE
Table 42. Output Analog Volume Setting
When ZCE bit is “1”, the Lch/Rch volume level are changed independently by zero crossing detection or zero crossing
timeout operation. The count of timer is doubled when DAC double speed mode, four times when DAC quad speed
mode.
DAC2 Sampling Speed
Normal Speed Mode
768/fs (16ms @fs=48kHz)
Double Speed Mode
1536/fs (16ms @fs=96kHz)
Quad Speed Mode
3072/fs (16ms @fs=192kHz)
Table 43. Zero crossing timeout
The OPGA is enable at PWDA bit = PWDA2 bit = “1”. The initializing of OPGA starts when DAC is powered up. This
initializing cycle is 96ms(@fs=48kHz). Writing to the OPGA4-0 during the initialization is ignored. The default volume
value is mute after power up. Initialization time is 512/fs+96ms(@fs=48kHz) after PDN pin = ”H”.
DAC2 Sampling Speed
OPGA Initialization Time
Normal Speed Mode
4608/fs (96ms @fs=48kHz)
Double Speed Mode
9216/fs (96ms @fs=96kHz)
Quad Speed Mode
18432/fs (96ms @fs=192kHz)
Table 44. OPGA Initialization Time
LEVEL
(default)
1dB
17
2dB
11
4dB
3
1
Zero crossing timeout
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4702EQ | 2ch DAC with AV SCART switch |
| AK4702 | 2CH DAC WITH AV SCART SWITCH |
| AK4703 | AV SCART switch |
| AK4703VQ | AV SCART switch |
| AK4704 | 2ch 24bit DAC with AV SCART switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4683_07 | 制造商:AKM 制造商全稱:AKM 功能描述:Asynchronous Multi-Channel Audio CODEC with DIR/T |
| AK4683_10 | 制造商:AKM 制造商全稱:AKM 功能描述:Asynchronous Multi-Channel Audio CODEC with DIR/T |
| AK4683EQ | 制造商:AKM 制造商全稱:AKM 功能描述:Asynchronous Multi-Channel Audio CODEC with DIR/T |
| AK4683EQP | 制造商:AKM Semiconductor Inc 功能描述:Audio Codec 2ADC / 4DAC 24-Bit 64-Pin LQFP |
| AK4685 | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Differential Analog I/O |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。