
ASAHI KASEI 
[AK4683] 
MS0427-E-01 
2005/11 
- 42 - 
Status of analog output pins during power-down (PDN pin =”L”) 
The status of analog output pins is as follows. 
Pin Name 
HPL/HPR 
LOUT1/ROUT1/LOUT2/ROUT2 
LISEL/RISEL 
 Reset Function 
When RSTN1 bit = “0”, ADC and DACs are powered-down but the internal register are not initialized. The analog 
outputs go to VCOM voltage, DZF/OVF pin goes to “H” and SDTOA/B pins go to “L”. Because some click noise 
occurs, the analog output should muted externally if the click noise influences system application. The Figure 24 shows 
the power-up sequence. 
HVSS 
VCOM 
Hi-Z 
ADC Internal
  State
RSTN bit
Normal Operation
Digital Block Power-down
Normal Operation
Don’t care
GD
GD
Clock In
MCLK,LRCK,SCLK
ADC In
 (Analog)
“0”data
ADC Out
 (Digital)
Normal Operation
Normal Operation
DAC Internal
  State
“0”data
DAC In
 (Digital)
DAC Out
 (Analog)
GD
GD
(2)
(2)
(3)
(4)
(6)
(6)
DZF1/DZF2
(7)
Internal
RSTN bit
Digital Block Power-down
1~2/fs (9)
4~5/fs (9)
4
~
5/fs (8)
(5)
516/fs
Init Cycle
(1)
Notes: 
(1) The analog part of ADC is initialized after exiting the reset state. 
(2) Digital output corresponding to analog input and analog output corresponding to digital input have the group 
delay (GD). 
(3) ADC output is “0” data at the power-down state. 
(4) Click noise occurs when the internal RSTN bit becomes “1”. Please mute the digital output externally if the click 
noise influences system application. 
(5) When RSTN1 bit = “0”, the analog outputs go to VCOM voltage. 
(6) Click noise occurs at 4
~
5/fs after RSTN1 bit becomes “0”, and occurs at 1
~
2/fs after RSTN1 bit becomes “1”. 
This noise is output even if “0” data is input. 
(7) The external clocks (MCLK, BICKA (BICKB), LRCKA (LRCKB)) can be stopped in the reset mode. When 
exiting the reset mode, “1” should be written to RSTN1 bit after the external clocks (MCLK, BICKA (BICKB), 
LRCKA (LRCKB)) are fed. 
(8) DZF pins go to “H” when the RSTN1 bit becomes “0”, and go to “L” at 6~7/fs after RSTN1 bit becomes “1”. 
(9) There is a delay, 4~5/fs from RSTN1 bit “0” to the internal RSTN bit “0”. 
Figure 24. Reset sequence example