- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385093 > AK4633 (Asahi Kasei Microsystems Co.,Ltd) 16-Bit Mono CODEC with ALC & MIC/SPK-AMP PDF資料下載
參數(shù)資料
| 型號(hào)： | AK4633 |
| 廠(chǎng)商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類(lèi)： | Codec |
| 英文描述： | 16-Bit Mono CODEC with ALC & MIC/SPK-AMP |
| 中文描述： | 16位單聲道編解碼器ALC的 |
| 文件頁(yè)數(shù)： | 67/82頁(yè) |
| 文件大?。?/td> | 688K |
| 代理商： | AK4633 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)當(dāng)前第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)
ASAHI KASEI
[AK4633]
MS0447-E-03
2006/04
- 67 -
2. When the external clock (FCK or BICK pin) is used in PLL Slave mode.
PMPLL bit
(Addr:01H, D0)
Internal Clock
(1)
Power Supply
PDN pin
PMVCM bit
(Addr:00H, D6)
(2)
(3)
FCK pin
BICK pin
(4)
(5)
Input
4fs of
“H”
Example:
Audio I/F Format : DSP Mode, BCKP = MSBS = “0”
PLL Reference clock: BICK
BICK frequency: 64fs
Sampling Frequency: 16kHz
(3) Addr:00H, Data:40H
(2) Addr:04H, Data:30H
Addr:05H, Data:01H
(4) Addr:01H, Data:01H
BICK and FCK input
Figure 48. Clock Set Up Sequence (2)
<Example>
(1) After Power Up: PDN pin
“
L
”
→
“
H
”
“
L
”
time (1) of 150ns or more is needed to reset the AK4633.
(2) DIF1-0, FS3-0, PLL3-0, MSBS and BCKP bits should be set during this period.
(3) Power Up VCOM: PMVCM bit =
“
0
”
→
“
1
”
VCOM should first be powered up before the other block operates.
(4) PLL starts after the PMPLL bit changes from
“
0
”
to
“
1
”
and PLL reference clocks (FCK or BICK pin) are
supplied. PLL lock time is 160ms(max) when PLL reference clock is FCK, and PLL lock time is 2ms(max) when
PLL reference clock is BICK.
(5) Normal operation starts after the PLL is locked.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4640 | 16BIT CODEC WITH MIC /HP/SPK-AMPl |
| AK4640VG | 16BIT CODEC WITH MIC /HP/SPK-AMPl |
| AK4640VN | 16BIT CODEC WITH MIC /HP/SPK-AMPl |
| AK4642EN | Stereo CODEC with MIC/HP/SPK-AMP |
| AK4643EN | Stereo CODEC with MIC/HP/RCV/SPK-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4633ENP-L | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:LOW COST MONO CODEC WITH SPK A |
| AK4633VN | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:16bit mono CODEC with MIC/SPK amplifier. |
| AK4633VNP-L | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:LOW COST MONO CODEC WITH SPK A |
| AK4634 | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:16-Bit Mono CODEC with ALC & MIC/SPK-AMP |
| AK4635 | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:16-Bit Mono CODEC with ALC & MIC/SPK/Video-AMP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。