- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4633 (Asahi Kasei Microsystems Co.,Ltd) 16-Bit Mono CODEC with ALC & MIC/SPK-AMP PDF資料下載
參數(shù)資料
| 型號： | AK4633 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 16-Bit Mono CODEC with ALC & MIC/SPK-AMP |
| 中文描述： | 16位單聲道編解碼器ALC的 |
| 文件頁數(shù)： | 66/82頁 |
| 文件大?。?/td> | 688K |
| 代理商： | AK4633 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當(dāng)前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
ASAHI KASEI
[AK4633]
MS0447-E-03
2006/04
- 66 -
CONTROL SEQUENCE
Clock Set up
When ADC, DAC and Programmable Filter are used, the clocks must be supplied.
1. In case of PLL Master Mode
BICK pin
FCK pin
MCKO bit
(Addr:01H, D1)
PMPLL bit
(Addr:01H, D0)
40msec(max)
Output
(1)
(6)
Power Supply
PDN pin
PMVCM bit
(Addr:00H, D6)
(2)
(3)
MCKI pin
(5)
(4)
Input
M/S bit
(Addr:01H, D3)
1msec (max)
(7)
MCKO pin
Output
(9)
(8)
40msec(max)
Example:
Audio I/F Format: DSP Mode, BCKP = MSBS = “0”
BICK frequency at Master Mode: 64fs
Input Master Clock Select at PLL Mode: 13.5MHz
MCKO : Enable
Sampling Frequency:16kHz
(1) Power Supply & PDN pin = “L”
“H”
(3)Addr:00H, Data:40H
(2)Addr:01H, Data:08H
Addr:04H, Data:C8H
Addr:05H, Data:02H
(4)Addr:01H, Data:0BH
MCKO, BICK and FCK output
Figure 47. Clock Set Up Sequence (1)
<Example>
(1) After Power Up, PDN pin =
“
L
”
→
“
H
”
“
L
”
time (1) of 150ns or more is needed to reset the AK4633.
(2) DIF1-0, PLL3-0, FS3-0, BCKO1-0, MSBS, BCKP and M/S bits should be set during this period.
(3) Power Up VCOM: PMVCM bit =
“
0
”
→
“
1
”
VCOM should first be powered-up before the other block operates.
(4) In case of using MCKO output: MCKO bit =
“
1
”
In case of not using MCKO output: MCKO bit =
“
0
(5) PLL lock time is 40ms(max) after PMPLL bit changes from
“
0
”
to
“
1
”
and MCKI is supplied from an external
source.
(6) The AK4633 starts to output the FCK and BICK clocks after the PLL becomes stable. The normal operation of
the block which a clock is necessary for becomes possible.
(7) The invalid frequencies are output from FCK and BICK pins during this period.
(8) The invalid frequency is output from MCKO pin during this period.
(9) The normal clock is output from MCKO pin after the PLL is locked.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4640 | 16BIT CODEC WITH MIC /HP/SPK-AMPl |
| AK4640VG | 16BIT CODEC WITH MIC /HP/SPK-AMPl |
| AK4640VN | 16BIT CODEC WITH MIC /HP/SPK-AMPl |
| AK4642EN | Stereo CODEC with MIC/HP/SPK-AMP |
| AK4643EN | Stereo CODEC with MIC/HP/RCV/SPK-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4633ENP-L | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:LOW COST MONO CODEC WITH SPK A |
| AK4633VN | 制造商:AKM 制造商全稱:AKM 功能描述:16bit mono CODEC with MIC/SPK amplifier. |
| AK4633VNP-L | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:LOW COST MONO CODEC WITH SPK A |
| AK4634 | 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit Mono CODEC with ALC & MIC/SPK-AMP |
| AK4635 | 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit Mono CODEC with ALC & MIC/SPK/Video-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。