- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4632 (Asahi Kasei Microsystems Co.,Ltd) 16-Bit ツヒ Mono CODEC with ALC & MIC/SPK/Video-AMP PDF資料下載
參數(shù)資料
| 型號： | AK4632 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 16-Bit ツヒ Mono CODEC with ALC & MIC/SPK/Video-AMP |
| 中文描述： | 16位ツヒALC的單聲道編解碼器 |
| 文件頁數(shù)： | 22/70頁 |
| 文件大小： | 639K |
| 代理商： | AK4632 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
ASAHI KASEI
[AK4632]
MS0396-E-00
2005/06
- 22 -
Master Mode/Slave Mode
The M/S bit selects either master or slave modes. M/S bit =
“
1
”
selects master mode and
“
0
”
selects slave mode. When the
AK4632 is power-down mode (PDN pin =
“
L
”
) and exits reset state, the AK4632 is slave mode. After exiting reset state,
the AK4632 goes master mode by changing M/S bit =
“
1
”
.
When the AK4632 is used by master mode, FCK and BICK pins are a floating state until M/S bit becomes
“
1
”
. FCK and
BICK pins of the AK4632 should be pulled-down or pulled-up by about 100k
resistor externally to avoid the floating
state.
M/S bit
Mode
0
Slave Mode
1
Master Mode
Table 3. Select Master/Salve Mode
PLL Mode
When PMPLL bit is
“
1
”
, a fully integrated analog phase locked loop (PLL) generates a clock that is selected by the
PLL3-0 and FS3-0 bits. The PLL lock time is shown in Table 4, whenever the AK4632 is supplied to a stable clocks after
PLL is powered-up (PMPLL bit =
“
0
”
→
“
1
”
) or sampling frequency changes.
1) Setting of PLL Mode
PLL
Reference
Clock Input
Pin
0
0
0
0
0
FCK pin
1
0
0
0
1
BICK pin
2
0
0
1
0
BICK pin
3
0
0
1
1
BICK pin
4
0
1
0
0
MCKI pin
5
0
1
0
1
MCKI pin
6
0
1
1
0
MCKI pin
7
0
1
1
1
MCKI pin
12
1
1
0
0
MCKI pin
13
1
1
0
1
MCKI pin
Others
Others
N/A
Table 4. Setting of PLL Mode (*fs: Sampling Frequency)
2) Setting of sampling frequency in PLL Mode.
When PLL2 bit is
“
1
”
(PLL reference clock input is MCKI pin), the sampling frequency is selected by FS2-0 bits as
defined in Table 5.
Mode
FS3 bit
FS2 bit
FS1 bit
0
0
0
0
1
0
0
0
2
0
0
1
3
0
0
1
4
0
1
0
5
0
1
0
6
0
1
1
7
0
1
1
10
1
0
1
11
1
0
1
14
1
1
1
15
1
1
1
Others
Others
Table 5. Setting of Sampling Frequency at PLL2 bit =
“
1
”
and PMPLL bit =
“
1
”
Default
R and C of
VCOC pin
R[
]
Mode
PLL3
bit
PLL2
bit
PLL1
bit
PLL0
bit
Input
Frequency
C[F]
PLL Lock
Time
(max)
1fs
16fs
32fs
64fs
6.8k
10k
10k
10k
10k
10k
10k
10k
10k
10k
220n
4.7n
4.7n
4.7n
4.7n
4.7n
4.7n
4.7n
10n
10n
160ms
2ms
2ms
2ms
40ms
40ms
40ms
40ms
40ms
40ms
Default
11.2896MHz
12.288MHz
12MHz
24MHz
13.5MHz
27MHz
FS0 bit
0
1
0
1
0
1
0
1
0
1
0
1
Sampling Frequency
8kHz
12kHz
16kHz
24kHz
7.35kHz
11.025kHz
14.7kHz
22.05kHz
32kHz
48kHz
29.4kHz
44.1kHz
N/A
Default
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4632VN | 16-Bit ツヒ Mono CODEC with ALC & MIC/SPK/Video-AMP |
| AK4633VN | 16bit mono CODEC with MIC/SPK amplifier. |
| AK4633 | 16-Bit Mono CODEC with ALC & MIC/SPK-AMP |
| AK4640 | 16BIT CODEC WITH MIC /HP/SPK-AMPl |
| AK4640VG | 16BIT CODEC WITH MIC /HP/SPK-AMPl |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4632VN | 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit ツヒ Mono CODEC with ALC & MIC/SPK/Video-AMP |
| AK4633 | 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit Mono CODEC with ALC & MIC/SPK-AMP |
| AK4633ENP-L | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:LOW COST MONO CODEC WITH SPK A |
| AK4633VN | 制造商:AKM 制造商全稱:AKM 功能描述:16bit mono CODEC with MIC/SPK amplifier. |
| AK4633VNP-L | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:LOW COST MONO CODEC WITH SPK A |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。