- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4589VQ (Asahi Kasei Microsystems Co.,Ltd) 2/8-Channel Audio CODEC with DIR PDF資料下載
參數(shù)資料
| 型號： | AK4589VQ |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 2/8-Channel Audio CODEC with DIR |
| 中文描述： | 2/8-Channel音頻編解碼器迪爾 |
| 文件頁數(shù)： | 68/76頁 |
| 文件大?。?/td> | 838K |
| 代理商： | AK4589VQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
ASAHI KASEI
[AK4589]
MS0339-E-00
2004/09
- 68 -
(2) I
2
C bus control mode (I2C pin = “H”)
AK4589 supports the standard-mode I
2
C-bus (max: 100kHz). Then AK4589 does not support a fast-mode I
2
C-bus
system (max: 400kHz).
(2)-1 Data transfer
All commands are preceded by a START condition. After the START condition, a slave address is sent. After the
AK4589 recognizes the START condition, the device interfaced to the bus waits for the slave address to be transmitted
over the SDA line. If the transmitted slave address matches an address for one of the devices, the designated slave
device pulls the SDA line to LOW (ACKNOWLEDGE). The data transfer is always terminated by a STOP condition
generated by the master device.
(2)-1-1 Data validity
The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line
can only change when the clock signal on the SCL line is LOW except for the START and the STOP condition.
SCL
SDA
DATA LINE
STABLE :
CHANGE
OF DATA
ALLOWED
Figure 41. Data transfer
(2)-1-2 START and STOP condition
A HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition. All sequences start from
the START condition.
A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition. All sequences end by the
STOP condition.
SCL
SDA
STOP CONDITION
START CONDITION
Figure 42. START and STOP conditions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4591 | 24bit 4ch ADC + 24bit 6ch DAC |
| AK4620A | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
| AK4620AVF | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
| AK4620B | 24-Bit 192kHz Audio CODEC with IPGA |
| AK4620BVF | 24-Bit 192kHz Audio CODEC with IPGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4591 | 制造商:AKM 制造商全稱:AKM 功能描述:24bit 4ch ADC + 24bit 6ch DAC |
| AK4591VQ | 制造商:AKM 制造商全稱:AKM 功能描述:??￥???????????ˉ??????24bit 4ch ADC 24bit 6ch DAC |
| AK45C | 制造商:ASTEC 制造商全稱:Astec America, Inc 功能描述:36 Vdc to 75 Vdc Inputs, 100 W |
| AK45C048HS002 | 制造商:ASTEC 制造商全稱:Astec America, Inc 功能描述:36 Vdc to 75 Vdc Inputs, 100 W |
| AK45C048HS002-6 | 制造商:ASTEC 制造商全稱:Astec America, Inc 功能描述:36 Vdc to 75 Vdc Inputs, 100 W |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。