- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4589VQ (Asahi Kasei Microsystems Co.,Ltd) 2/8-Channel Audio CODEC with DIR PDF資料下載
參數(shù)資料
| 型號： | AK4589VQ |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 2/8-Channel Audio CODEC with DIR |
| 中文描述： | 2/8-Channel音頻編解碼器迪爾 |
| 文件頁數(shù)： | 37/76頁 |
| 文件大?。?/td> | 838K |
| 代理商： | AK4589VQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
ASAHI KASEI
[AK4589]
MS0339-E-00
2004/09
- 37 -
Reset Function
When RSTN1 bit = “0”, ADC and DACs are powered-down but the internal register are not initialized. The analog
outputs go to VCOM voltage, DZF1-2 pins go to “H” and SDTO1 pin goes to “L”. Because some click noise occurs,
the analog output should muted externally if the click noise influences system application. Table 15 shows the power-up
sequence.
RSTN1 bit
ADC Internal
State
Normal Operation
Digital Block Power-down
Normal Operation
Don’t care
GD
GD
Clock In
MCLK,LRCK1,
BICK1
ADC In
(Analog)
“0”data
ADC Out
(Digital)
Normal Operation
Normal Operation
DAC Internal
State
“0”data
DAC In
(Digital)
DAC Out
(Analog)
GD
GD
(2)
(2)
(3)
(4)
(6)
(6)
DZF1/DZF2
(7)
Internal
RSTN1 bit
Digital Block Power-down
1~2/fs (9)
4~5/fs (9)
4
～
5/fs (8)
(5)
516/fs
Init Cycle
(1)
Notes:
(1) The analog part of ADC is initialized after exiting the reset state.
(2) Digital output corresponding to analog input and analog output corresponding to digital input have the group
delay (GD).
(3) ADC output is “0” data at the power-down state.
(4) Click noise occurs when the internal RSTN bit becomes “1”. Please mute the digital output externally if the click
noise influences system application.
(5) When RSTN1 bit = “0”, the analog outputs go to VCOM voltage.
(6) Click noise occurs at 4
～
5/fs after RSTN1 bit becomes “0”, and occurs at 1
～
2/fs after RSTN1 bit becomes “1”.
This noise is output even if “0” data is input.
(7) The external clocks (MCLK, BICK1 and LRCK1) can be stopped in the reset mode. When exiting the reset
mode, “1” should be written to RSTN1 bit after the external clocks (MCLK, BICK1 and LRCK1) are fed.
(8) DZF pins go to “H” when the RSTN1 bit becomes “0”, and go to “L” at 6~7/fs after RSTN1 bit becomes “1”.
(9) There is a delay, 4~5/fs from RSTN1 bit “0” to the internal RSTN bit “0”.
Figure 15. Reset sequence example
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4591 | 24bit 4ch ADC + 24bit 6ch DAC |
| AK4620A | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
| AK4620AVF | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
| AK4620B | 24-Bit 192kHz Audio CODEC with IPGA |
| AK4620BVF | 24-Bit 192kHz Audio CODEC with IPGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4591 | 制造商:AKM 制造商全稱:AKM 功能描述:24bit 4ch ADC + 24bit 6ch DAC |
| AK4591VQ | 制造商:AKM 制造商全稱:AKM 功能描述:??￥???????????ˉ??????24bit 4ch ADC 24bit 6ch DAC |
| AK45C | 制造商:ASTEC 制造商全稱:Astec America, Inc 功能描述:36 Vdc to 75 Vdc Inputs, 100 W |
| AK45C048HS002 | 制造商:ASTEC 制造商全稱:Astec America, Inc 功能描述:36 Vdc to 75 Vdc Inputs, 100 W |
| AK45C048HS002-6 | 制造商:ASTEC 制造商全稱:Astec America, Inc 功能描述:36 Vdc to 75 Vdc Inputs, 100 W |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。