- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4589VQ (Asahi Kasei Microsystems Co.,Ltd) 2/8-Channel Audio CODEC with DIR PDF資料下載
參數(shù)資料
| 型號： | AK4589VQ |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 2/8-Channel Audio CODEC with DIR |
| 中文描述： | 2/8-Channel音頻編解碼器迪爾 |
| 文件頁數(shù)： | 55/76頁 |
| 文件大小： | 838K |
| 代理商： | AK4589VQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
ASAHI KASEI
[AK4589]
MS0339-E-00
2004/09
- 55 -
Audio Serial Interface Format
The DIF0, DIF1 and DIF2 pins can select eight serial data formats as shown in Table 29. In all formats the serial data is
MSB-first, 2's complement format. The SDTO2 is clocked out on the falling edge of BICK2 and the DAUX2 is latched
on the rising edge of BICK2. BICK2 outputs 64fs clock in Mode 0-5. Mode 6-7 are Slave Modes, and BICK2 is available
up to 128fs at fs=48kHz. In the format equal or less than 20bit (Mode0-2), LSBs in sub-frame are truncated. In Mode 3-7,
the last 4LSBs are auxiliary data (see Figure 32).
When using Master mode, BICK2 and KRCK2 output pins are Hi-Z during PDN pin = “L” and from PDN pin =
“H” to entering Master mode.
When the Parity Error, Biphase Error or Frame Length Error occurs in a sub-frame, AK4589 continues to output the last
normal sub-frame data from SDTO2 repeatedly until the error is removed. When the Unlock Error occurs, AK4589
output “0” from SDTO2. In case of using DAUX2 pin, the data is transformed and output from SDTO2. DAUX2 pin is
used in Clock Operation Mode 1, 3 and unlock state of Mode 2.
The input data format to DAUX2 should be left justified except in Mode5 and 7(Table 29). In Mode5 or 7, both the input
data format of DAUX2 and output data format of SDTO2 are I
2
S. Mode6 and 7 are Slave Mode that is corresponding to
the Master Mode of Mode4 and 5. In salve Mode, LRCK2 and BICK2 should be fed with synchronizing to MCKO1/2.
sub-frame of IEC60958
0
3 4
7
8
11
12
27
28 29 30 31
preamble
Aux.
LSB
MSB
V U C P
0
23
AK4589 Audio Data (MSB First)
LSB
MSB
Figure 32. Bit configuration
LRCK2
H/L
H/L
H/L
H/L
H/L
L/H
H/L
L/H
BICK2
64fs
64fs
64fs
64fs
64fs
64fs
64-128fs
64-128fs
Mode DIF2 DIF1 DIF0
DAUX2
SDTO2
I/O
O
O
O
O
O
O
I
I
I/O
O
O
O
O
O
O
I
I
0
1
2
3
4
5
6
7
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
24bit, Left justified
24bit, Left justified
24bit, Left justified
24bit, Left justified
24bit, Left justified
24bit, I
2
S
24bit, Left justified
24bit, I
2
S
16bit, Right justified
18bit, Right justified
20bit, Right justified
24bit, Right justified
24bit, Left justified
24bit, I
2
S
24bit, Left justified
24bit, I
2
S
Table 29. Audio data format
Default
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4591 | 24bit 4ch ADC + 24bit 6ch DAC |
| AK4620A | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
| AK4620AVF | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
| AK4620B | 24-Bit 192kHz Audio CODEC with IPGA |
| AK4620BVF | 24-Bit 192kHz Audio CODEC with IPGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4591 | 制造商:AKM 制造商全稱:AKM 功能描述:24bit 4ch ADC + 24bit 6ch DAC |
| AK4591VQ | 制造商:AKM 制造商全稱:AKM 功能描述:??￥???????????ˉ??????24bit 4ch ADC 24bit 6ch DAC |
| AK45C | 制造商:ASTEC 制造商全稱:Astec America, Inc 功能描述:36 Vdc to 75 Vdc Inputs, 100 W |
| AK45C048HS002 | 制造商:ASTEC 制造商全稱:Astec America, Inc 功能描述:36 Vdc to 75 Vdc Inputs, 100 W |
| AK45C048HS002-6 | 制造商:ASTEC 制造商全稱:Astec America, Inc 功能描述:36 Vdc to 75 Vdc Inputs, 100 W |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。