參數(shù)資料
型號: AK4536VN
廠商: Asahi Kasei Microsystems Co.,Ltd
元件分類: Codec
英文描述: 16-Bit Mono CODEC with ALC & MIC/SPK-AMP
中文描述: 16位單聲道編解碼器ALC的
文件頁數(shù): 54/59頁
文件大?。?/td> 403K
代理商: AK4536VN
ASAHI KASEI
[AK4536]
MS0174-E-00
2002/09
- 54 -
n
MIC Input Recording
FS2-0 bits
(Addr:05H, D2-0)
MIC Control
(Addr:02H, D2-0)
PMADC bit
(Addr:00H, D0)
PMMIC bit
(Addr:00H, D1)
ADC Internal
State
XXX
XXX
001
X1X
Power Down
Initialize Normal State Power Down
1059 / fs
(1)
(2)
(7)
(8)
ALC1 State
ALC1 Enable
ALC1 Disable
ALC1 Disable
(6)
ALC1 Control
1
(Addr:06H)
ALC1 Control
2
(Addr:08H)
ALC1 Control
3
(Addr:09H)
ALC1 Control
4
(Addr:07H)
XXH
00H
(3)
XXH
47H
(4)
XXH
47H
(5)
XXH
61H or 21H
Example:
PLL Master Mode
Audio I/F Format:DSP Mode, BCKP=MSBS=“0”
Sampling Frequency:8kHz
Pre MIC AMP:+20dB
MIC Power On
ALC1 setting:Refer to Figrure 28
ALC2 bit=“1”(default)
(2) Addr:02H, Data:07H
(3) Addr:06H, Data:00H
(1) Addr:05H, Data:00H
(4) Addr:08H, Data:47H
(5) Addr:09H, Data:47H
(6) Addr:07H, Data:61H
(7) Addr:00H, Data:43H
Recording
(8) Addr:00H, Data:40H
Figure 38. MIC Input Recording Sequence
<Example>
This sequence is an example of ALC1 setting at fs=8kHz. If the parameter of the ALC1 is changed, please refer to
“Figure 28. Register set-up sequence at the ALC1 operation.”
At first, clocks should be supplied according to “Clock Set Up” sequence.
(1) Set up a sampling frequency (FS2-0 bits). When the AK4536 is PLL mode, MIC and ADC should be powered-up
in consideration of PLL lock time after a sampling frequency is changed.
(2) Set up MIC input (Addr: 02H)
(3) Set up Timer Select for ALC1 (Addr: 06H)
(4) Set up REF value for ALC1 (Addr: 08H)
(5) Set up IPGA value for ALC1 (Addr: 09H)
(6) Set up LMTH, RATT, LMAT1-0, ALC1 bits (Addr: 07H)
(7) Power Up MIC and ADC: PMMIC bit = PMADC bit = “0”
“1”
The initialization cycle time of ADC is 1059/fs=133ms@fs=8kHz.
After the ALC1 bit is set to “1” and MIC block is powered-up, the ALC1 operation starts.
(8) Power Down MIC and ADC: PMMIC bit = PMADC bit = “1”
“0”
When the registers for the ALC1 operation are not changed, ALC1 bit may be keeping “1”. The ALC1 operation
is disabled because the MIC block is powered-down. If the registers for the ALC1 operation are also changed
when the sampling frequency is changed, it should be done after the AK4536 goes to the manual mode (ALC1 bit
= “0”) or MIC block is powered-down (PMMIC bit = “0”).
相關(guān)PDF資料
PDF描述
AK4537 16-Bit ツヒ Stereo CODEC with MIC/HP/SPK-AMP
AK4537VN 16-Bit ツヒ Stereo CODEC with MIC/HP/SPK-AMP
AK4538 16Bit DS CODEC with MIC/HP/SPK-AMP
AK4538VN 16Bit DS CODEC with MIC/HP/SPK-AMP
AK4541VQ AC’97 Rev 2.1 Multimedia Audio CODEC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4537 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit ΔΣ Stereo CODEC with MIC/HP/SPK-AMP
AK4537VN 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit ΔΣ Stereo CODEC with MIC/HP/SPK-AMP
AK4537VNP-L 制造商:AKM Semiconductor Inc 功能描述:AK4537VNP-L
AK4538 制造商:AKM 制造商全稱:AKM 功能描述:16Bit DS CODEC with MIC/HP/SPK-AMP
AK4538VN 制造商:AKM 制造商全稱:AKM 功能描述:16Bit DS CODEC with MIC/HP/SPK-AMP