- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385092 > AK4536VN (Asahi Kasei Microsystems Co.,Ltd) 16-Bit Mono CODEC with ALC & MIC/SPK-AMP PDF資料下載
參數(shù)資料
| 型號： | AK4536VN |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 16-Bit Mono CODEC with ALC & MIC/SPK-AMP |
| 中文描述： | 16位單聲道編解碼器ALC的 |
| 文件頁數(shù)： | 44/59頁 |
| 文件大小： | 403K |
| 代理商： | AK4536VN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
ASAHI KASEI
[AK4536]
MS0174-E-00
2002/09
- 44 -
Addr
07H
Register Name
ALC Mode Control 1
Default
D7
0
0
D6
ALC2
1
D5
ALC1
0
D4
D3
D2
D1
RATT
0
D0
ZELM
0
LMAT1
0
LMAT0
0
LMTH
0
LMTH: ALC1 Limiter Detection Level / Recovery Waiting Counter Reset Level (see Table 28 )
The ALC1 limiter detection level and the ALC1 recovery counter reset level may be offset by about
±
2dB.
Default is “0”.
LMTH bit
0
1
ALC1 Limiter Detection Level
ADC Input
≥
6.0dBFS
ADC Input
≥
4.0dBFS
Table 28. ALC1 Limiter Detection Level / Recovery Waiting Counter Reset Level
ALC1 Recovery Waiting Counter Reset Level
6.0dBFS
>
ADC Input
≥
8.0dBFS
4.0dBFS
>
ADC Input
≥
6.0dBFS
Default
RATT: ALC1 Recovery GAIN Step (see Table 29)
During the ALC1 recovery operation, the number of steps changed from the current IPGA value is set. For
example, when the current IPGA value is 30H and RATT bit = “1” is set, the IPGA changes to 32H by the
ALC1 recovery operation and the output signal level is gained up by 1dB (=0.5dB x 2). When the IPGA value
exceeds the reference level (REF6-0 bits), the IPGA value does not increase.
RATT bit
0
1
GAIN STEP
1
2
Default
Table 29. ALC1 Recovery Gain Step Setting
LMAT1-0: ALC1 Limiter ATT Step (see Table 30)
During the ALC1 limiter operation, when IPGA output signal exceeds the ALC1 limiter detection level set by
LMTH, the number of steps attenuated from the current IPGA value is set. For example, when the current IPGA
value is 47H and the LMAT1-0 bits = “11”, the IPGA transition to 43H when the ALC1 limiter operation starts,
resulting in the input signal level being attenuated by 2dB (=0.5dB x 4). When the attenuation value exceeds
IPGA = “00” (
8dB), it clips to “00”.
LMAT1 bit
LMAT0 bit
0
0
0
1
1
0
1
1
Table 30. ALC1 Limiter ATT Step Setting
ATT STEP
1
2
3
4
Default
ZELM: Enable zero crossing detection at ALC1 Limiter operation
0: Enable (Default)
1: Disable
When the ZELM bit = “0”, the IPGA of each L/R channel perform a zero crossing or timeout independently and
the IPGA value is changed by the ALC1 operation. The zero crossing timeout is the same as the ALC1 recovery
operation. When the ZELM bit = “1”, the IPGA value is changed immediately.
相關PDF資料 |
PDF描述 |
|---|---|
| AK4537 | 16-Bit ツヒ Stereo CODEC with MIC/HP/SPK-AMP |
| AK4537VN | 16-Bit ツヒ Stereo CODEC with MIC/HP/SPK-AMP |
| AK4538 | 16Bit DS CODEC with MIC/HP/SPK-AMP |
| AK4538VN | 16Bit DS CODEC with MIC/HP/SPK-AMP |
| AK4541VQ | AC’97 Rev 2.1 Multimedia Audio CODEC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AK4537 | 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit ΔΣ Stereo CODEC with MIC/HP/SPK-AMP |
| AK4537VN | 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit ΔΣ Stereo CODEC with MIC/HP/SPK-AMP |
| AK4537VNP-L | 制造商:AKM Semiconductor Inc 功能描述:AK4537VNP-L |
| AK4538 | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit DS CODEC with MIC/HP/SPK-AMP |
| AK4538VN | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit DS CODEC with MIC/HP/SPK-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復。