- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385091 > AK4394VF (Asahi Kasei Microsystems Co.,Ltd) ADVANCED MULTI-BIT 192KHZ 24-BIT DAC PDF資料下載
參數(shù)資料
| 型號： | AK4394VF |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | ADVANCED MULTI-BIT 192KHZ 24-BIT DAC |
| 中文描述： | 先進(jìn)的多位192kHz的24位DAC |
| 文件頁數(shù)： | 11/26頁 |
| 文件大?。?/td> | 299K |
| 代理商： | AK4394VF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
ASAHI KASEI
[AK4394]
M0081-E-00
1999/11
- 11 -
OPERATION OVERVIEW
n
System
Clock
The external clocks, which are required to operate the AK4394, are MCLK, LRCK and BICK. The master clock (MCLK)
should be synchronized with LRCK but the phase is not critical. The MCLK is used to operate the digital interpolation
filter and the delta-sigma modulator. The sampling speed is set by DFS0/1(Table 1). The sampling rate (LRCK), CKS0/1/2
and DFS0/1 determine the frequency of MCLK (Table 2). In parallel mode, since DFS1 is always “0”, the quad speed
mode can not be available.
All external clocks (MCLK, BICK and LRCK) should always be present whenever the AK4394 is in normal operation
mode (PD = “H”). If these clocks are not provided, the AK4394 may draw excess current because the device utilizes
dynamic refreshed logic internally. If the external clocks are not present, the AK4394 should be in the power-down mode
(PDN = “L”) or in the reset mode (RSTN = “0”). After exiting reset at power-up etc., the AK4394 is in power-down mode
until MCLK and LRCK are input.
DFS1
0
0
1
DFS0
0
1
0
Sampling Rate (fs)
Normal Speed Mode
Double Speed Mode
Quad Speed Mode
30kHz~54kHz
60kHz~108kHz
120kHz~216kHz
Default
Table 1. Sampling Speed
Mode
0
1
2
3
4
5
6
7
CKS2
0
0
0
0
1
1
1
1
CKS1
0
0
1
1
0
0
1
1
CKS0
0
1
0
1
0
1
0
1
Normal
256fs
256fs
384fs
384fs
512fs
512fs
768fs
768fs
Double
128fs
256fs
192fs
384fs
256fs
N/A
384fs
N/A
Quad
N/A
N/A
N/A
N/A
128fs
N/A
192fs
N/A
Default
Table 2. System Clocks
Note: The master clock at quad speed supports only 128fs or 192fs.
LRCK
fs
32.0kHz
44.1kHz
48.0kHz
MCLK
BICK
64fs
256fs
384fs
512fs
768fs
8.1920MHz
11.2896MHz
12.2880MHz
12.2880MHz
16.9344MHz
18.4320MHz
16.3840MHz
22.5792MHz
24.5760MHz
24.5760MHz
33.8688MHz
36.8640MHz
2.0480MHz
2.8224MHz
3.0720MHz
Table 3. System clock example (Normal Speed Mode)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4395 | ADVANCED MULTI-BIT 192KHZ 24-BIT DAC |
| AK4395VF | ADVANCED MULTI-BIT 192KHZ 24-BIT DAC |
| AK4396 | Advanced Multi-Bit 192kHz 24-Bit ツヒ DAC |
| AK4396VF | Advanced Multi-Bit 192kHz 24-Bit ツヒ DAC |
| AK4397 | High Performance Premium 32-Bit DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4395 | 制造商:AKM 制造商全稱:AKM 功能描述:EVALUATION BOARD REV.C FOR AK4395 |
| AK4395VF | 制造商:AKM 制造商全稱:AKM 功能描述:ADVANCED MULTI-BIT 192KHZ 24-BIT DAC |
| AK4395VF-E2 | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述: |
| AK4395VFP | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:ADVANCED MULTI-BIT 192KHZ 24-BIT DAC |
| AK4395VFP-E2 | 功能描述:IC DAC 24BIT STEREO 28VSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。