參數(shù)資料
型號(hào)： ADV7850KBCZ-5
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 21/32頁(yè)
文件大小： 0K
描述： IC VIDEO DECODER 3D 425CSPBGA
標(biāo)準(zhǔn)包裝： 1
類型： HDMI，接收器
應(yīng)用： HDTV，投影儀，機(jī)頂盒
安裝類型： 表面貼裝
封裝/外殼： 425-LFBGA，CSBGA
供應(yīng)商設(shè)備封裝： 425-CSPBGA（19x19）
包裝： 托盤
ADV7850
Data Sheet
Rev. 0 | Page 28 of 32
AUDIO OVERVIEW
Figure 11. Audio Block
The ADV7850 supports an audio codec comprising a stereo
ADC and a stereo DAC. A 5:1 stereo mux is placed in front of
the ADC input. The DAC output is available as a line level
output and is passed through an internal headphone amplifier.
The integrated headphone amplifier eliminates the need for an
external amplifier when driving headphones.
ANALOG AUDIO MUX FUNCTIONALITY
The ADV7850 has five stereo analog audio inputs and one
stereo analog output. Any one of the stereo inputs can be
connected to the stereo ADC, and any one of the inputs can be
connected to the stereo output. In the case of the analog output,
the ADV7850 also supports mono in-stereo output. The I/O
connectivity is shown in Table 9.
Table 9. Analog Audio Inputs to ADC and Analog Audio
Outputs Connection Capability
Mux Input
Mux Output
ADC Input
Left
Right
Left
Right
1
Left
OK
N/A
Right
OK
N/A
OK
2
Left
OK
N/A
Right
OK
N/A
OK
3
Left
OK
N/A
Right
OK
N/A
OK
4
Left
OK
N/A
Right
OK
N/A
OK
5
Left
OK
N/A
Right
OK
N/A
OK
The ADV7850 is designed to use a combination of internal and
external resistances. Measured from the system audio input
connector, the total nominal input impedance is 32.1 k. All
analog system audio inputs are designed to support 2.8 V rms
audio input. Figure 12 shows a high level overview of the
implementation.
The input level at the analog audio input pins on the ADV7850
is 880 mV rms. However, the ADV7850 incorporates a gain
stage to restore the mux output level to 1.0 V rms. An external
line driver is required to restore the audio output signals to the
SCART specification of 2.8 V rms. Analog audio mux output
signals are inverted with respect to mux input signals.
Figure 12. High Level Overview of Analog Audio Input/Output Configuration
A factory calibration is applied during final test to ensure that
the gain through the mux circuit remains within ±5%. Calibra-
tion is also applied to the ADC reference current to ensure that
the code swing from the ADC remains within ±5% across the
part for a given input. External impedances with a tolerance of
±1% are required.
AUDIO CODEC FUNCTIONALITY
The ADV7850 audio codec requires an external MCLK.
For MCLK with a frequency of 6.144 MHz, 12.288 MHz,
or 24.576 MHz, the ADC and DAC sample rate is 48 kHz.
If the MCLK is reduced to 5.6448 MHz, 11.2896 MHz, or
22.5792 MHz, the ADC and DAC sample rate reduces to
44.1 kHz.
The bandwidth of the digital filter is sufficient so that 20 kHz
pass band is maintained in this mode. The 32 kHz sampling is
also possible but with pass-band reduction.
The system controller must set an I2C control to select the
correct mode of operation for the internal PLL so that it always
generates an internal MCLK of 6.144 MHz. A fixed oversample
rate of 128× is implemented.
The word depth of both the ADC and DAC is 24 bits. The ADC
and DAC have independent LRCLK and SCLK signals but use a
common MCLK.
The ADC supports I2S mode, providing LRCLK, SCLK, and I2S
signals. These signals are sent to the HDMI Tx and embedded
into the HDMI stream.
The DAC supports I2S mode. The LRCLK, SCLK, and data
signals must be provided by the back-end SOC and must be
frequency locked with the MCLK but can be phase independ-
ent. The output level is 1 V rms full scale.
There is one stereo headphone amplifier output capable of
driving 32 loads at 1 V rms. The headphone output
incorporates circuitry to suppress pop/click sounds during
power-on/off cycle.
07758-
013
AUDIO_L/R_1
AUDIO_L/R_2
AUDIO_L/R_3
AUDIO_L/R_4
AUDIO_L/R_5
AUDIO_L/R_OUT
ADC
DAC
DAC_L/R_OUT
HP_L/R_OUT
AC_SCLK
AC_LRCLK
AC_SDI
AC_MCLK
TO HDMI
Tx BLOCK
AUDIO
PLL
I2S
5-CHANNEL
STEREO
INPUT
MATRIX
07758-
014
ADV7850
2.8 V rms INPUT
MUX OUTPUT
INTERNAL
IMPEDANCE
10.1kΩ
EXTERNAL
IMPEDANCE
22kΩ
10.1kΩ
ADC
M
UX
相關(guān)PDF資料
PDF描述
ALD2301SAIL IC COMP VOLT CMOS OD DUAL 8SOIC
ALD2302ASAL IC COMP VOLT PUSH-PULL DL 8SOIC
ALD2303ASAL IC COMP VOLT CMOS OD DUAL 8SOIC
ALD2321BSCL IC COMP VOLT CMOS DUAL 16SOIC
ALD2331BSAL IC COMP VOLT CMOS OD DUAL 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7878JN 制造商:Analog Devices 功能描述:
ADV8002 制造商:AD 制造商全稱:Analog Devices 功能描述:Video Signal Processor with Bitmap OSD
ADV8002KBCZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Video Signal Processor with Bitmap OSD, Dual HDMI Tx, and Video Encoder
ADV8002KBCZ-7B 制造商:AD 制造商全稱:Analog Devices 功能描述:Video Signal Processor with Bitmap OSD
ADV8003KBCZ-7 功能描述:視頻 IC VSP 2 2.25G HDMI Tx TTL I/O analog out RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*