參數(shù)資料
型號(hào)： ADV7321
廠商： Analog Devices, Inc.
英文描述： Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
中文描述： 多格式視頻編碼器216兆赫六噪聲整形的12位DAC
文件頁(yè)數(shù)： 34/88頁(yè)
文件大?。?/td> 1002K
代理商： ADV7321
ADV7320/ADV7321
Table 17. Registers 0x4A to 0x58
SR7–
SR0
Register
0x4A
SD Timing
Register 0
Rev. 0 | Page 34 of 88
Bit Description
SD Slave/Master
Mode
SD Timing Mode
Bit 7
x
Bit 6
0
1
0
Bit 5
0
0
1
1
0
Bit 4
0
1
0
1
0
Bit 3
0
1
0
Bit 2
0
0
1
1
0
Bit 1
0
1
0
1
0
Bit 0
0
1
0
Register Setting
Slave mode.
Master mode.
Mode 0.
Mode 1.
Mode 2.
Mode 3.
Enabled.
Disabled.
No delay.
2 clk cycles.
4 clk cycles.
6 clk cycles.
40 IRE.
7.5 IRE.
A low-high-low transition will
reset the internal SD timing
counters.
T
a
= 1 clk cycle.
T
a
= 4 clk cycles.
T
a
= 16 clk cycles.
T
a
= 128 clk cycles.
T
b
= 0 clk cycle.
T
b
= 4 clk cycles.
T
b
= 8 clk cycles.
T
b
= 18 clk cycles.
T
c
= T
b
.
T
c
= T
b
+ 32 μs.
Reset
Value
0x08
SD BLANK Input
SD Luma Delay
SD Min. Luma
Value
SD Timing Reset
x
x
0
1
0
0
1
1
0
1
0
1
0
0
1
1
0
1
0
1
SD HSYNC Width
0x00
SD HSYNCto
VSYNC Delay
SD HSYNC to VSYNC
Rising Edge Delay
(Mode 1 Only)
VSYNC Width
(Mode 2 Only)
0
0
1
1
x
x
x
x
x
x
0
1
0
1
x
x
x
x
x
x
0
0
1
1
x
x
x
x
x
x
0
1
0
1
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
1 clk cycle.
4 clk cycles.
16 clk cycles.
128 clk cycles.
0 clk cycles.
1 clk cycle.
2 clk cycles.
3 clk cycles.
Subcarrier Frequency Bits 7 to 0.
Subcarrier Frequency Bits 15 to 8.
Subcarrier Frequency Bits 23 to 16.
Subcarrier Frequency Bits 31 to 24.
Subcarrier Phase Bits 9 to 2.
Extended Data Bits 7 to 0.
0x4B
SD Timing
Register 1
HSYNC to Pixel
Data Adjust
0x4C
0x4D
0x4E
0x4F
0x50
0x51
SD F
SC
Register 0
1
SD F
SC
Register 1
SD F
SC
Register 2
SD F
SC
Register 3
SD F
SC
Phase
SD Closed
Captioning
SD Closed
Captioning
SD Closed
Captioning
SD Closed
Captioning
SD Pedestal
Register 0
Extended Data on
Even Fields
Extended Data on
Even Fields
Data on Odd Fields
0x1E
1
0x7C
0xF0
0x21
0x00
0x00
0x52
x
x
x
x
x
x
x
x
Extended Data Bits 15 to 8.
0x00
0x53
x
x
x
x
x
x
x
x
Data Bits 7 to 0.
0x00
0x54
Data on Odd Fields
x
x
x
x
x
x
x
x
Data Bits 15 to 8.
0x00
0x55
Pedestal on Odd
Fields
17
16
15
14
13
12
11
10
Setting any of these bits to 1 will
disable pedestal on the line num-
ber indicated by the bit settings.
0x00
0x56
SD Pedestal
Register 1
SD Pedestal
Register 2
SD Pedestal
Register 3
Pedestal on Odd
Fields
Pedestal on Even
Fields
Pedestal on Even
Fields
25
24
23
22
21
20
19
18
0x00
0x57
17
16
15
14
13
12
11
10
0x00
0x58
25
24
23
22
21
20
19
18
0x00
1
For precise NTSC Fsc, this register should be programmed to 0x1F.
LINE 313
LINE 314
LINE 1
t
B
t
A
t
C
0
HSYNC
VSYNC
Figure 48. Timing Register 1 in PAL Mode
相關(guān)PDF資料
PDF描述
ADV7321KSTZ Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7324 Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
ADV7324KSTZ Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
ADV7340 Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
ADV7340BSTZ Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7321KST 制造商:Analog Devices 功能描述:VID ENCODER 6DAC 12-BIT 64LQFP - Bulk
ADV7321KSTZ 功能描述:IC VID ENC 6-12BIT DAC'S 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7322 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 11-Bit HDTV Video Encoder
ADV73225709 制造商:LG Corporation 功能描述:Frame Assembly
ADV73225710 制造商:LG Corporation 功能描述:Frame Assembly
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*