參數(shù)資料
型號(hào): ADV7311KST
廠商: Analog Devices Inc
文件頁數(shù): 7/84頁
文件大?。?/td> 0K
描述: IC VID ENC 6-12BIT DAC'S 64LQFP
產(chǎn)品變化通告: ADV7xxx Obsolescence 16/Jan/2012
標(biāo)準(zhǔn)包裝: 1
類型: 視頻編碼器
應(yīng)用: DVD,SD/HD
電壓 - 電源,模擬: 2.5V
電壓 - 電源,數(shù)字: 2.5V
安裝類型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-LQFP(14x14)
包裝: 托盤
REV. A
ADV7310/ADV7311
–15–
PIN FUNCTION DESCRIPTIONS
Mnemonic
Input/Output
Function
DGND
G
Digital Ground.
AGND
G
Analog Ground.
CLKIN_A
I
Pixel Clock Input for HD (74.25 MHz Only, PS Only (27 MHz), SD Only (27 MHz).
CLKIN_B
I
Pixel Clock Input. Requires a 27 MHz reference clock for progressive scan mode or a 74.25 MHz
(74.1758 MHz) reference clock in HDTV mode. This clock is only used in dual modes.
COMP1,2
O
Compensation Pin for DACs. Connect 0.1 F capacitor from COMP pin to VAA.
DAC A
O
CVBS/Green/Y/Y Analog Output.
DAC B
O
Chroma/Blue/U/Pb Analog Output.
DAC C
O
Luma/Red/V/Pr Analog Output.
DAC D
O
In SD Only Mode: CVBS/Green/Y Analog Output; in HD Only Mode and Simultaneous HD/SD
Mode: Y/Green [HD] Analog Output.
DAC E
O
In SD Only Mode: Luma/Blue/U Analog Output; in HD Only Mode and Simultaneous HD/SD
Mode: Pr/Red Analog Output.
DAC F
O
In SD Only Mode: Chroma/Red/V Analog Output; in HD Only Mode and Simultaneous HD/SD
Mode: Pb/Blue [HD] Analog Output.
P_HSYNC
I
Video Horizontal Sync Control Signal for HD in Simultaneous SD/HD Mode and HD Only Mode.
P_VSYNC
IVideo Vertical Sync Control Signal for HD in Simultaneous SD/HD Mode and HD Only Mode.
P_BLANK
IVideo Blanking Control Signal for HD in Simultaneous SD/HD Mode and HD Only Mode.
S_BLANK
I/O
Video Blanking Control Signal for SD Only.
S_HSYNC
I/O
Video Horizontal Sync Control Signal for SD Only.
S_VSYNC
I/O
Video Vertical Sync Control Signal for SD Only.
Y9–Y0
I
SD or Progressive Scan/HDTV Input Port for Y Data. Input port for interleaved progressive scan
data. The LSB is set up on Pin Y0. For 8-bit data input, LSB is set up on Y2.
C9–C0
I
Progressive Scan/HDTV Input Port 4:4:4 Input Mode. This port is used for the Cb[Blue/U] data.
The LSB is set up on pin C0. For 8-bit data input, LSB is set up on C2.
S9–S0
I
SD or Progressive Scan/HDTV Input Port for Cr[Red/V] data in 4:4:4 input mode. LSB is set up
on pin S0. For 8-bit data input, LSB is set up on S2.
RESET
I
This input resets the on-chip timing generator and sets the ADV7310/ADV7311 into default register
setting.
RESET is an active low signal.
RSET1,2
IA 3040
resistor must be connected from this pin to AGND and is used to control the amplitudes
of the DAC outputs.
SCLK
I
2C Port Serial Interface Clock Input.
SDA
I/O
I
2C Port Serial Data Input/Output.
ALSB
I
TTL Address Input. This signal sets up the LSB of the I
2C address. When this pin is tied low,
the I
2C filter is activated, which reduces noise on the I2C interface.
VDD_IO
PPower Supply for Digital Inputs and Outputs.
VDD
PDigital Power Supply.
VAA
PAnalog Power Supply.
VREF
I/O
Optional External Voltage Reference Input for DACs or Voltage Reference Output (1.235 V).
EXT_LF
I
External Loop Filter for the Internal PLL.
RTC_SCR_TR I
Multifunctional Input. Real time control (RTC) input, timing reset input, subcarrier reset input.
I
2CI
This input pin must be tied high (VDD_IO) for the ADV7310/ADV7311 to interface over the I
2C port.
GND_IO
Digital Input/Output Ground.
相關(guān)PDF資料
PDF描述
ADV7321KSTZ IC VID ENC 6-12BIT DAC'S 64LQFP
ADV7343BSTZ IC ENCODER VIDEO W/DAC 64-LQFP
ADV7391BCPZ IC ENCODER VIDEO W/DAC 32LFCSP
ADV7511KSTZ IC XMITTER HDMI 12BIT 100LQFP
ADV7511WBSWZ IC XMITTER HDMI AUTO 64LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7311KST 制造商:Analog Devices 功能描述:Video IC
ADV7312 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 11-Bit HDTV Video Encoder
ADV7312KST 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 11-Bit HDTV Video Encoder
ADV7314 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
ADV7314KST 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs