- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1901 > ADV7202KSTZ (Analog Devices Inc)IC CODEC VIDEO 10BIT 64LQFP PDF資料下載
參數(shù)資料
| 型號： | ADV7202KSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CODEC VIDEO 10BIT 64LQFP |
| 產(chǎn)品變化通告： | ADV7xxx Obsolescence 16/Jan/2012 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 視頻編解碼器 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 12，10 b |
| ADC / DAC 數(shù)量： | 1 / 4 |
| 三角積分調(diào)變： | 無 |
| 電壓 - 電源，模擬： | 4.75 V ~ 5.25 V |
| 電壓 - 電源，數(shù)字： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. 0
ADV7202
–24–
CLAMP CONTROL
The clamp control has two modes of operation, if the synchronize
clamp control bit CR16 (Bit-6 address 07h) is set, then the clamps
that are enabled will be switched on for the programmed time when
triggered by the Sync_IN control signal, this control signal is edge
detected and its polarity can be set by MR35 (Bit 5 Address 03h).
If the synchronize clamp control bit is set to zero, when enabled
each clamp will switch on for the programmed time. The clamp
control bits are edge detected and the bits must first be reset to
zero before the clamps can be switched on again.
DAC TERMINATION AND LAYOUT CONSIDERATIONS
Resistor RSET is connected between the RSET pin and AVSS
and is used to control the amplitude of the DAC output current.
IR
Amps
MAX
SET
= 5 196
.
Therefore, a recommended RSET value of 1200
will enable an
IMAX of 4.43 mA. VMAX =RLOAD
× IMAX, RLOAD should have a
value of 300
.
The ADV7202 has four analog outputs—DAC0, DAC1, DAC2,
and DAC3. For cable driving the DACs should be used with an
external buffer. Suitable op amps are the AD8057 or AD8061.
PC BOARD LAYOUT CONSIDERATIONS
The ADV7202 is optimally designed for the lowest noise perfor-
mance, both radiated and conducted noise. To complement the
excellent noise performance of the ADV7202, it is imperative
that great care be given to the PC board layout.
The layout should be optimized for lowest noise on the ADV7202
power and ground lines. This can be achieved by shielding the
digital inputs and providing good decoupling. The lead length
between groups of AVDD, AVSS, DVDD, and DVSS pins
should be kept as short as possible to minimize inductive ringing.
It is recommended that a four-layer printed circuit board be
used, with power and ground planes separating the layer of the
signal carrying traces of the components and solder side layer.
Placement of components should be considered to separate noisy
circuits, such as crystal clocks, high speed logic circuitry, and
analog circuitry.
There should be separate analog and digital ground planes
(AVSS and DVSS).
Power planes should encompass a digital power plane (DVDD)
and an analog power plane (AVDD). The analog power plane
should contain the ADCs and all associated circuitry, includ-
ing VREF circuitry. The digital power plane should contain all
logic circuitry. The analog and digital power planes should be
individually connected to the common power plane at one single
point through a suitable filtering device such as a ferrite bead.
DAC output traces on a PCB should be treated as transmission
lines. It is recommended that the DACs be placed as close as pos-
sible to the output connector, with the analog output traces being
as short as possible (less than three inches). The DAC termination
resistors should be placed as close as possible to the DAC outputs
and should overlay the PCB’s ground plane. As well as minimizing
reflections, short analog output traces will reduce noise pickup
due to neighboring digital circuitry.
Supply Decoupling
Noise on the analog power plane can be further reduced by the
use of decoupling capacitors.
Optimum performance is achieved by the use of 0.1
F ceramic
capacitors. Each of the group of AVDD or DVDD pins should be
individually decoupled to ground. This should be done by placing
the capacitors as close as possible to the device with the capacitor
leads as short as possible, thus minimizing lead inductance.
Digital Signal Interconnect
The digital signal lines should be isolated as much as possible from
the analog outputs and other analog circuitry. Digital signal lines
should not overlay the analog power plane.
Due to the high clock rates used, long clock lines to the ADV7202
should be avoided to minimize noise pickup.
Any active pull-up termination resistors for the digital inputs
should be connected to the digital power plane and not the analog
power plane.
Analog Signal Interconnect
The ADV7202 should be located as close as possible to the output
connectors, thus minimizing noise pickup and reflections due to
impedance mismatch.
For optimum performance, the analog outputs should each be
source and load terminated, as shown in Figure 35. The termination
resistors should be as close as possible to the ADV7202 to minimize
reflections.
Any unused inputs should be tied to the ground.
(3)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7311KST | IC VID ENC 6-12BIT DAC'S 64LQFP |
| ADV7321KSTZ | IC VID ENC 6-12BIT DAC'S 64LQFP |
| ADV7343BSTZ | IC ENCODER VIDEO W/DAC 64-LQFP |
| ADV7391BCPZ | IC ENCODER VIDEO W/DAC 32LFCSP |
| ADV7511KSTZ | IC XMITTER HDMI 12BIT 100LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7280ABCPZ-M | 功能描述:10-BIT SD VIDEO DECODER 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:視頻 數(shù)據(jù)接口:I2C，串行 分辨率（位）:10 b ADC/DAC 數(shù):1 / 0 三角積分:無 信噪比，ADC/DAC（db）（典型值）:- 動態(tài)范圍，ADC/DAC（db）（典型值）:- 電壓 - 電源，模擬:1.71 V ~ 1.89 V 電壓 - 電源，數(shù)字:1.71 V ~ 1.89 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:32-LFCSP-WQ（5x5） 標(biāo)準(zhǔn)包裝:1 |
| ADV7280ABCPZ-M-RL | 功能描述:10-BIT SD VIDEO DECODER 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:5,000 |
| ADV7280AWBCPZ | 功能描述:10-BIT SD VIDEO DECODER 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:視頻 數(shù)據(jù)接口:I2C 分辨率（位）:10 b ADC/DAC 數(shù):1 / 0 三角積分:無 信噪比，ADC/DAC（db）（典型值）:- 動態(tài)范圍，ADC/DAC（db）（典型值）:- 電壓 - 電源，模擬:1.71 V ~ 1.89 V 電壓 - 電源，數(shù)字:1.71 V ~ 1.89 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:32-LFCSP-WQ（5x5） 標(biāo)準(zhǔn)包裝:1 |
| ADV7280AWBCPZ-M | 功能描述:10-BIT SD VIDEO DECODER 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:視頻 數(shù)據(jù)接口:I2C，串行 分辨率（位）:10 b ADC/DAC 數(shù):1 / 0 三角積分:無 信噪比，ADC/DAC（db）（典型值）:- 動態(tài)范圍，ADC/DAC（db）（典型值）:- 電壓 - 電源，模擬:1.71 V ~ 1.89 V 電壓 - 電源，數(shù)字:1.71 V ~ 1.89 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:32-LFCSP-WQ（5x5） 標(biāo)準(zhǔn)包裝:1 |
| ADV7280AWBCPZ-M-RL | 功能描述:10-BIT SD VIDEO DECODER 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):在售 類型:視頻 數(shù)據(jù)接口:I2C，串行 分辨率（位）:10 b ADC/DAC 數(shù):1 / 0 三角積分:無 信噪比，ADC/DAC（db）（典型值）:- 動態(tài)范圍，ADC/DAC（db）（典型值）:- 電壓 - 電源，模擬:1.71 V ~ 1.89 V 電壓 - 電源，數(shù)字:1.71 V ~ 1.89 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:32-LFCSP-WQ（5x5） 標(biāo)準(zhǔn)包裝:5,000 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。