- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374047 > ADV7194KST (ANALOG DEVICES INC) Professional Extended-10⑩ Video Encoder with 54 MHz Oversampling PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7194KST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | Professional Extended-10⑩ Video Encoder with 54 MHz Oversampling |
| 中文描述： | COLOR SIGNAL ENCODER, PQFP80 |
| 封裝： | LQFP-80 |
| 文件頁(yè)數(shù)： | 33/69頁(yè) |
| 文件大?。?/td> | 647K |
| 代理商： | ADV7194KST |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)當(dāng)前第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)
ADV7194
–33–
REV. 0
MODE REGISTER 5
MR5 (MR57–MR50)
(Address (SR4–SR0) = 05H)
Mode Register 5 is an 8-bit-wide register. Figure 60 shows
the various operations under the control of Mode Register 5.
MR5 BIT DESCRIPTION
Y-Level Control (MR50)
This bit controls the component Y output level on the ADV7194.
If this bit is set (0), the encoder outputs Betacam levels when
configured in PAL or NTSC mode. If this bit is set (1), the
encoder outputs SMPTE levels when configured in PAL or
NTSC mode.
UV-Level Control (MR51–MR52)
These bits control the component U and V output levels on
the ADV7194. It is possible to have UV levels with a peak-to-
peak amplitude of either 700 mV (MR52 + MR51 = 01 ) or
1000 mV (MR52 + MR51 = 10) in NTSC and PAL. It is also
possible to have default values of 934 mV for NTSC and 700 mV
for PAL (MR52 + MR51 = 00).
RGB Sync (MR53)
This bit is used to set up the RGB outputs with the sync infor-
mation encoded on all RGB outputs.
Clamp Delay (MR54–MR55)
These bits control the delay or advance of the CLAMP signal in
the front or back porch of the ADV7194. It is possible to delay or
advance the pulse by zero, one, two, or three clock cycles.
Note: TTX functionality is shared with
VSO
and CLAMP on Pin
62. CLAMP/
VSO
Select (MR77) and TTX Input/CLAMP/
VSO
Output (MR76) have to be set accordingly.
Clamp Delay Direction (MR56)
This bit controls a positive or negative delay in the CLAMP sig-
nal. If this bit is set (1), the delay is negative. If it is set (0), the
delay is positive.
Clamp Position (MR57)
This bit controls the position of the CLAMP signal. If this bit is
set (1), the CLAMP signal is located in the back porch position.
If this bit is set (0), the CLAMP signal is located in the front
porch position.
MR57
MR56
MR55
MR54
MR53
MR52
MR51
MR50
0
1
POSITIVE
NEGATIVE
MR56
CLAMP DELAY
DIRECTION
UV-LEVEL CONTROL
MR52 MR51
0 0 DEFAULT LEVELS
0
1
700mV
1
0
1000mV
1
1
RESERVED
0
1
DISABLE
ENABLE
MR53
RGB SYNC
CLAMP
POSITION
0
1
FRONT PORCH
BACK PORCH
MR57
0
1
DISABLE
ENABLE
MR50
Y-LEVEL
CONTROL
CLAMP DELAY
MR55 MR54
0 0 NO DELAY
0
1
1
0
1
1
1 PCLK
2 PCLK
3 PCLK
Figure 60. Mode Register 5, MR5
MR47
MR46
MR45
MR44
MR43
MR42
MR41
MR40
0
1
DISABLE
ENABLE
MR46
COLOR BAR
CONTROL
CHROMINANCE
CONTROL
MR44
0
1
ENABLE COLOR
DISABLE COLOR
GENLOCK CONTROL
MR42 MR41
0 0 DISABLE GENLOCK
0
1
ENABLE SUBCARRIER
RESET PIN
1
0
TIMING RESET
1
1
ENABLE RTC PIN
0
1
DISABLE
ENABLE
MR40
VSYNC 3H
CONTROL
BURST
CONTROL
0
1
ENABLE BURST
DISABLE BURST
MR45
ACTIVE VIDEO
LINE DURATION
0
1
720 PIXELS
710 PIXELS/702 PIXELS
MR43
INTERLACED
MODE CONTROL
MR47
0
1
INTERLACED
NONINTERLACED
Figure 59. Mode Register 4, MR4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7194 | Professional Extended-10⑩ Video Encoder with 54 MHz Oversampling |
| ADV7202 | Simultaneous Sampling Video Rate Codec |
| ADV7300A | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
| ADV7300AKST | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
| ADV7301A | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7194KSTZ | 功能描述:IC ENCODER VIDEO EXT-10 80-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類(lèi)型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱(chēng):Q4645799 |
| ADV7194KSTZ | 制造商:Analog Devices 功能描述:TV / Video IC |
| ADV7195 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input |
| ADV7195KS | 制造商:Analog Devices 功能描述:Video Encoder 3DAC 11-Bit 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:MULTI-FORMAT VID+PROGSCAN/HDTV ENCODERIC - Bulk |
| ADV7195KST | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。