- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11202 > ADUC848BCPZ8-5 (Analog Devices Inc)IC MCU FLASH W/16BIT ADC 56-CSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADUC848BCPZ8-5 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 66/108頁 |
| 文件大小： | 0K |
| 描述： | IC MCU FLASH W/16BIT ADC 56-CSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | MicroConverter® ADuC8xx |
| 核心處理器： | 8052 |
| 芯體尺寸： | 8-位 |
| 速度： | 12.58MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | POR，PSM，PWM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 34 |
| 程序存儲(chǔ)器容量： | 8KB（8K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| EEPROM 大?。?/td> | 4K x 8 |
| RAM 容量： | 2.25K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.75 V ~ 5.25 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 10x16b; D/A 1x12b，2x16b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當(dāng)前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
ADuC845/ADuC847/ADuC848
Data Sheet
Rev. C | Page 60 of 108
ON-CHIP PLL (PLLCON)
The ADuC845/ADuC847/ADuC848 are intended for use with a
32.768 kHz watch crystal. A PLL locks onto a multiple (384) of
this to provide a stable 12.582912 MHz clock for the system.
The core can operate at this frequency or at binary submultiples
of it to allow power saving when maximum core performance is
not required. The default core clock is the PLL clock divided by
8 or 1.572864 MHz. The ADC clocks are also derived from the
PLL clock, with the modulator rate being the same as the crystal
oscillator frequency. The control register for the PLL is called
PLLCON and is described as follows.
The 5 V parts can be set to a maximum core frequency of
12.58 MHz (CD2...0 = 000) while at 3 V, the maximum core
clock rate is 6.29 MHz (CD2...0 = 001). The CD bits should not
be set to 000b on the 3 V parts.
The 3 V parts are limited to a core clock speed of 6.29 MHz
(CD = 1).
PLLCON PLL Control Register
SFR Address:
D7H
Power-On Default:
53H
Bit Addressable:
No
Table 39. PLLCON PLL Control Register
Bit No.
Name
Description
7
OSC_PD
Oscillator Power-Down Bit.
If low, the 32 kHz crystal oscillator continues running in power-down mode.
If high, the 32.768 kHz oscillator is powered down.
When this bit is low, the seconds counter continues to count in power-down mode and can interrupt the CPU
to exit power-down. The oscillator is always enabled in normal mode.
6
LOCK
PLL Lock Bit. This is a read-only bit.
Set automatically at power-on to indicate that the PLL loop is correctly tracking the crystal clock. After power-
down, this bit can be polled to wait for the PLL to lock.
Cleared automatically at power-on to indicate that the PLL is not correctly tracking the crystal clock. This
might be due to the absence of a crystal clock or an external crystal at power-on. In this mode, the PLL output
can be 12.58 MHz ± 20%. After the part wakes up from power-down, user code can poll this bit to wait for the
PLL to lock. If LOCK = 0, the PLL is not locked.
5
–––
Not Implemented. Write Don’t Care.
4
LTEA
EA Status. Read-only bit. Reading this bit returns the state of the external EA pin latched at reset or power-on.
3
FINT
Fast Interrupt Response Bit.
Set by the user to enable the response to any interrupt to be executed at the fastest core clock frequency.
Cleared by the user to disable the fast interrupt response feature.
This function must not be used on 3 V parts.
2, 1, 0
CD2, CD1, CD0
CPU (Core Clock) Divider Bits. This number determines the frequency at which the core operates.
CD2
CD1
CD0
Core Clock Frequency (MHz)
0
12.582912. Not a valid selection on 3 V parts.
0
1
6.291456 (Maximum core clock rate allowed on the 3 V parts)
0
1
0
3.145728
0
1
1.572864 (Default core frequency)
1
0
0.786432
1
0
1
0.393216
1
0
0.196608
1
0.098304
On 3 V parts (ADuC84xBCPxx-3 or ADuC84xBSxx-3), the CD settings can be only CD = 1; CD = 0 is not a valid
selection. If CD = 0 is selected on a 3 V part by writing to PLLCON, the instruction is ignored, and the previous
CD value is retained.
The Fast Interrupt bit (FINT) must not be used on 3 V parts since it automatically sets the CD bits to 0, which is
not a valid setting.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC848BSZ8-3 | IC MCU FLASH W/16BIT ADC 52MQFP |
| ADUC7020BCPZ62I-RL | IC MCU 12BIT 1MSPS I2C 40-LFCSP |
| ATXMEGA256A3B-MHR | IC MCU 8BIT 256KB FLASH 64VQFN |
| ATXMEGA256A3B-AUR | IC MCU 8BIT 256KB FLASH 64TQFP |
| VE-B33-IX-F2 | CONVERTER MOD DC/DC 24V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC848BS32-3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU |
| ADUC848BS32-5 | 制造商:Analog Devices 功能描述:IC MICROCONTROLLER |
| ADUC848BS62-3 | 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 12.85MHZ 3.3V 52MQFP - Bulk 制造商:Analog Devices 功能描述: |
| ADUC848BS62-5 | 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 12.85MHZ 5V 52MQFP - Bulk 制造商:Analog Devices 功能描述:IC MICROCONTROLLER |
| ADUC848BS8-3 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。