參數(shù)資料
型號: ADUC812BCPZ-REEL
廠商: ANALOG DEVICES INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 11.0592 MHz, MICROCONTROLLER, PQCC56
封裝: LEAD FRAME, CSP-56
文件頁數(shù): 37/60頁
文件大?。?/td> 1276K
代理商: ADUC812BCPZ-REEL
REV. E
ADuC812
–42–
As an alternative to providing two separate power supplies, the
user can help keep AVDD quiet by placing a small series resistor
and/or ferrite bead between it and DVDD, and then decoupling
AVDD separately to ground. An example of this configuration is
shown in Figure 44. With this configuration, other analog
circuitry (such as op amps, voltage reference, and so on) can be
powered from the AVDD supply line as well. The user will still
want to include back-to-back Schottky diodes between AVDD
and DVDD in order to protect from power-up and power-down
transient conditions that could separate the two supply voltages
momentarily.
DVDD
48
34
20
ADuC812
5
6
AGND
AVDD
0.1 F
10 F
DGND
35
21
47
0.1 F
+
DIGITAL SUPPLY
10 F
1.6
BEAD
Figure 44. External Single-Supply Connections
Notice that in both Figure 43 and Figure 44, a large value (10 F)
reservoir capacitor sits on DVDD and a separate 10 F capacitor
sits on AVDD. Also, local small value (0.1 F) capacitors are
located at each VDD pin of the chip. As per standard design prac-
tice, be sure to include all of these capacitors, and ensure the
smaller capacitors are close to each AVDD pin with trace lengths as
short as possible. Connect the ground terminal of each of these
capacitors directly to the underlying ground plane. Finally, it
should also be noted that, at all times, the analog and digital
ground pins on the ADuC812 must be referenced to the same
system ground reference point.
Power Consumption
The currents consumed by the various sections of the ADuC812
are shown in Table XXVII. The CORE values given represent
the current drawn by DVDD, while the rest (ADC, DAC, Volt-
age Reference) are pulled by the AVDD pin and can be disabled
in software when not in use. The other on-chip peripherals
(watchdog timer, power supply monitor, and so on) consume
negligible current and are therefore lumped in with the CORE
operating current here. Of course, the user must add any
currents sourced by the DAC or the parallel and serial I/O pins,
in order to determine the total current needed at the ADuC812’s
supply pins. Also, current drawn from the DVDD supply will
increase by approximately 10 mA during Flash/EE erase and
program cycles.
Table XXVII. Typical IDD of Core and Peripherals
VDD = 5 V
VDD = 3 V
CORE
(Normal Mode) (1.6 nAs
× MCLK) + (0.8 nAs × MCLK) +
6 mA
3 mA
CORE
(Idle Mode)
(0.75 nAs
× MCLK) + (0.25 nAs × MCLK) +
5 mA
3 mA
ADC
1.3 mA
1.0 mA
DAC (Each)
250 A
200 A
Voltage Ref
200 A
150 A
Since operating DVDD current is primarily a function of clock
speed, the expressions for CORE supply current in Table XXVII
are given as functions of MCLK, the oscillator frequency. Plug
in a value for MCLK in hertz to determine the current consumed
by the core at that oscillator frequency. Since the ADC and DACs
can be enabled or disabled in software, add only the currents
from the peripherals you expect to use. The internal voltage refer-
ence is automatically enabled whenever either the ADC or at
least one DAC is enabled. And again, do not forget to include
current sourced by I/O pins, serial port pins, DAC outputs, and
so forth, plus the additional current drawn during Flash/EE
erase and program cycles.
A software switch allows the chip to be switched from normal
mode into idle mode, and also into full power-down mode.
Below are brief descriptions of power-down and idle modes.
In idle mode, the oscillator continues to run but is gated off to
the core only. The on-chip peripherals continue to receive the
clock, and remain functional. Port pins and DAC output pins
retain their states in this mode. The chip will recover from idle
mode upon receiving any enabled interrupt, or upon receiving a
hardware reset.
In full power-down mode, the on-chip oscillator stops, and all
on-chip peripherals are shut down. Port pins retain their logic levels
in this mode, but the DAC output goes to a high impedance
state (three-state). The chip will only recover from power-down
mode upon receiving a hardware reset or when power is cycled.
During full power-down mode, the ADuC812 consumes a total
of approximately 5 A.
相關(guān)PDF資料
PDF描述
ADUM1510BRWZ SPECIALTY ANALOG CIRCUIT, PDSO16
ADUM3210ARZ-RL7 SPECIALTY ANALOG CIRCUIT, PDSO8
AE101SD1AB TOGGLE SWITCH, SPDT, LATCHED, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE
AE103MD1CB TOGGLE SWITCH, SPDT, MOMENTARY, 0.02A, 20VDC, THROUGH HOLE-STRAIGHT
AE235RAA2N0JSW 1 ELEMENT, 0.002 uH, CERAMIC-CORE, GENERAL PURPOSE INDUCTOR, SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC812BS 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 8KB FLASH 16MHZ 3.3/5V 52MQFP - Bulk 制造商:Analog Devices 功能描述:8BIT MCU +12BIT ADC MQFP52 812 制造商:Analog Devices 功能描述:Data Acquisition System, 8 Channel, 12 Bit, 52 Pin, Plastic, QFP
ADUC812BS 制造商:Analog Devices 功能描述:12-BIT ADC WITH EMBEDDED
aduc812bs-01 制造商:Analog Devices 功能描述:
ADUC812BS-REEL 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 52-Pin MQFP T/R
ADUC812BSZ 功能描述:IC ADC 12BIT MULTICH MCU 52-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN,SCI,SPI 外圍設(shè)備:POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB(20K x 16) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323