參數(shù)資料
型號: ADUC812BCPZ-REEL
廠商: ANALOG DEVICES INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 11.0592 MHz, MICROCONTROLLER, PQCC56
封裝: LEAD FRAME, CSP-56
文件頁數(shù): 15/60頁
文件大?。?/td> 1276K
代理商: ADUC812BCPZ-REEL
REV. E
ADuC812
–22–
Using the DAC
The on-chip DAC architecture consists of a resistor string DAC
followed by an output buffer amplifier, the functional equivalent
of which is illustrated in Figure 18. Details of the actual DAC
architecture can be found in U.S. Patent Number 5969657
(www.uspto.gov). Features of this architecture include inherent
guaranteed monotonicity and excellent differential linearity.
ADuC812
AVDD
VREF
R
OUTPUT
BUFFER
8
R
HIGH-Z
DISABLE
(FROM MCU)
Figure 18. Resistor String DAC Functional Equivalent
As illustrated in Figure 18, the reference source for each DAC is
user selectable in software. It can be either AVDD or VREF. In
0-to-AVDD mode, the DAC output transfer function spans from
0 V to the voltage at the AVDD pin. In 0-to-VREF mode, the
DAC output transfer function spans from 0 V to the internal
VREF, or if an external reference is applied, the voltage at the
VREF pin. The DAC output buffer amplifier features a true rail-to-
rail output stage implementation. This means that unloaded, each
output is capable of swinging to within less than 100 mV of both
AVDD and ground. Moreover, the DAC’s linearity specification
(when driving a 10 k
resistive load to ground) is guaranteed
through the full transfer function except codes 0 to 48, and, in
0-to-AVDD mode only, codes 3995 to 4095. Linearity degradation
near ground and VDD is caused by saturation of the output
amplifier, and a general representation of its effects (neglecting
offset and gain error) is illustrated in Figure 19. The dotted line
in Figure 19 indicates the ideal transfer function, and the solid
line represents what the transfer function might look like with
endpoint nonlinearities due to saturation of the output amplifier. Note
that Figure 19 represents a transfer function in 0-to-VDD mode
only. In 0-to-VREF mode (with VREF < VDD) the lower nonlinearity
would be similar, but the upper portion of the transfer function
would follow the “ideal” line right to the end (VREF in this case,
not VDD), showing no signs of endpoint linearity errors.
VDD
FFF HEX
000 HEX
VDD – 50mV
VDD – 100mV
100mV
50mV
0mV
Figure 19. Endpoint Nonlinearities Due to Amplifier
Saturation
The endpoint nonlinearities conceptually illustrated in Figure 19
get worse as a function of output loading. Most of the ADuC812’s
data sheet specifications assume a 10 k
resistive load to ground
at the DAC output. As the output is forced to source or sink
more current, the nonlinear regions at the top or bottom
(respectively) of Figure 19 become larger. With larger current
demands, this can significantly limit output voltage swing.
Figure 20 and Figure 21 illustrate this behavior. It should be noted
that the upper trace in each of these figures is only valid for an
output range selection of 0-to-AVDD. In 0-to-VREF mode, DAC
loading will not cause high-side voltage drops as long as the
reference voltage remains below the upper trace in the correspond-
ing figure. For example, if AVDD = 3 V and VREF = 2.5 V, the
high-side voltage will not be affected by loads less than 5 mA.
But somewhere around 7 mA the upper curve in Figure 21 drops
below 2.5 V (VREF), indicating that at these higher currents the
output will not be capable of reaching VREF.
SOURCE/SINK CURRENT – mA
5
05
10
15
OUTPUT
VOLTAGE
V
4
3
2
1
0
DAC LOADED WITH 0FFF HEX
DAC LOADED WITH 0000 HEX
Figure 20. Source and Sink Current Capability with
VREF = VDD = 5 V
相關(guān)PDF資料
PDF描述
ADUM1510BRWZ SPECIALTY ANALOG CIRCUIT, PDSO16
ADUM3210ARZ-RL7 SPECIALTY ANALOG CIRCUIT, PDSO8
AE101SD1AB TOGGLE SWITCH, SPDT, LATCHED, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE
AE103MD1CB TOGGLE SWITCH, SPDT, MOMENTARY, 0.02A, 20VDC, THROUGH HOLE-STRAIGHT
AE235RAA2N0JSW 1 ELEMENT, 0.002 uH, CERAMIC-CORE, GENERAL PURPOSE INDUCTOR, SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC812BS 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 8KB FLASH 16MHZ 3.3/5V 52MQFP - Bulk 制造商:Analog Devices 功能描述:8BIT MCU +12BIT ADC MQFP52 812 制造商:Analog Devices 功能描述:Data Acquisition System, 8 Channel, 12 Bit, 52 Pin, Plastic, QFP
ADUC812BS 制造商:Analog Devices 功能描述:12-BIT ADC WITH EMBEDDED
aduc812bs-01 制造商:Analog Devices 功能描述:
ADUC812BS-REEL 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 52-Pin MQFP T/R
ADUC812BSZ 功能描述:IC ADC 12BIT MULTICH MCU 52-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN,SCI,SPI 外圍設(shè)備:POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB(20K x 16) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323