參數(shù)資料
型號(hào): ADSP-21160M
廠商: Analog Devices, Inc.
元件分類: 數(shù)字信號(hào)處理
英文描述: DSP Microcomputer
中文描述: DSP微機(jī)
文件頁數(shù): 20/53頁
文件大?。?/td> 696K
代理商: ADSP-21160M
ADSP-21160M
20
REV. 0
Memory Write
Bus Master
Use these specifications for asynchronous interfacing to
memories (and memory-mapped peripherals) without
reference to CLKIN. These specifications apply when the
ADSP-21160M is the bus master accessing external
memory space in asynchronous access mode. Note that
timing for ACK, DATA, RDx, WRx, and DMAG strobe
timing parameters only applies to asynchronous access
mode.
Table 10. Memory Write
Bus Master
Parameter
Timing Requirements:
t
DAAK
t
DSAK
t
SAKC
t
HAKC
Switching Characteristics:
t
DAWH
Min
Max
Unit
ACK Delay from Address, Selects
1,2
ACK Delay from WRx Low
1,3
ACK Setup to CLKIN
1,3
ACK Hold After CLKIN
1,3
t
CK
0.5t
CCLK
12+W
t
CK
0.75t
CCLK
11+W
ns
ns
ns
ns
0.5t
CCLK
+3
1
Address, CIF, Selects to WRx
Deasserted
2,3
Address, CIF, Selects to WRx Low
2
WRx Pulse width
3
Data Setup before WRx High
3
Address Hold after WRx Deasserted
3
Data Hold after WRx Deasserted
3
Data Disable after WRx Deasserted
3,4
WRx High to WRx, RDx, DMAGx
Low
3
Data Disable before WRx or RDx Low
WRx Low to Data Enabled
W = (number of wait states specified in WAIT register)
×
t
CK
.
H = t
CK
(if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).
HI = t
CK
(if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
I = t
CK
(if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).
t
CK
0.25t
CCLK
3+W
ns
t
DAWL
t
WW
t
DDWH
t
DWHA
t
DWHD
t
DATRWH
t
WWR
0.25t
CCLK
3
t
CK
0.5t
CCLK
1+W
t
CK
0.25t
CCLK
12.5+W
0.25t
CCLK
1+H
0.25t
CCLK
1+H
0.25t
CCLK
2+H
0.5t
CCLK
1+HI
ns
ns
ns
ns
ns
ns
ns
0.25t
CCLK
+2+H
t
DDWR
t
WDE
0.25t
CCLK
1+I
0.25t
CCLK
1
ns
ns
1
ACK Delay/Setup: User must meet t
DAAK
or t
DSAK
or t
SAKC
for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High).
2
The falling edge of MSx, BMS is referenced.
3
Note that timing for ACK, DATA, RDx, WRx, and DMAG strobe timing parameters only applies to asynchronous access mode.
4
See
Example System Hold Time Calculation on page 44
for calculation of hold times given capacitive and dc loads.
相關(guān)PDF資料
PDF描述
ADSP-21160MKB-80 DSP Microcomputer
ADSP-21160NKB-95 DSP Microcomputer
ADSP-21160N Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
ADSP-21160NCB-TBD Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
ADSP-21161N DSP Microcomputer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21160MKB-80 功能描述:IC DSP CONTROLLER 32BIT 400 BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21160MKBZ-80 功能描述:IC DSP CONTROLLER 32BIT 400 BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21160N 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-21160NCB-100 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21160NCB-TBD 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer